

## RESUME

### PERSONAL DATA

Name : M.Kamaraju  
Date of Birth : 01 July 1970  
Citizenship : Indian  
Sex : Male  
Address for Correspondence : Professor& Mentor (AS&A),  
Department of E.C.E.,  
Gudlavalleru Engineering College,  
Gudlavalleru-521356  
E-mail: profmkr@gmail.com



### ACADEMIC RECORD:

1. 2012 Ph.D Awarded Doctor of Philosophy in the faculty of Electronics and Communication Engineering in the area of Low power VLSI design for the thesis titled "Power Optimized Programmable Embedded controller" by JNTUH, Hyderabad on 1<sup>st</sup> June 2012
2. 2001 M.E Master of Engineering (Electronic Instrumentation) from Andhra University, Visakhapatnam with **83%** marks.
3. 1993 B.E Bachelor of Engineering (Electronics and Communication) from Andhra University, Visakhapatnam with **61.1%** marks.
4. 1988 Intermediate Intermediate (Maths, Physics, Chemistry) from Board of Intermediate Education, A.P with **71.1%** marks.
5. 1986 S.S.C S.S.C from Secondary Board, A.P. with **80%** marks.

### PREVIOUS APPOINTMENTS:

#### Experience: A total of 27 Years in the field of Teaching

2006 – Present Professor in Electronics and communication Engineering Dept. at Gudlavalleru Engineering College, Gudlavalleru.

\*2008-2017: Head of the Department, Electronics & Communication Engineering.

\*2017- Present: Mentor (AS&A) of the Department, Electronics & Communication Engineering.

**# In the year 2012**, JNTUK, Kakinada ratified the post of Professor in the Dept. of Electronics and Communication Engineering

2001 – 2006	Associate Professor in Electronics and Communication Engineering Dept. at Gudlavalleru Engineering College, Gudlavalleru.  * <b>2002-2003</b> : Head of the Department, Computer Science & Engineering  # <b>Inthe year 2005</b> , JNTU, Hyderabad ratified the post of Associate Professor in the Dept.of Electronics and Communication Engineering
2000 – 2001	Assistant Professor in Electronics and communication Engineering Department at GayatriVidyaparishad College of Engineering, Madhuravada, Visakhapatnam.
1999 – 2000	Lecturer (part time) in Electronics and Communication Engineering Department at College of Engineering, Andhra University, Visakhapatnam.
1997 – 1999	Lecturer in Electronics and Communication Engineering Department at N.B.K.R.Institutue of Science and Technology, Vidyanagar.
1994 – 1997	Lecturer in Electronics Department at SGD & PG College (Affiliated to AU), Visakhapatnam
1993 – 1994	Engineer in Electronics division, ELICO Industries Ltd., Hyderabad

#### **MEMBERSHIPS OF PROFESSIONAL BODIES**

- 1.Fellow of Institution of Electronics and Telecommunication Engineers (F- 188534 L)
- 2.Fellow of Institution of Engineers (IE) (F-116926-9)
- 3.Member of VLSI Society of India (MVSI)
- 4.Life member of Indian Society for Technical Education (LM 94296)
5. Senior IEEE member( No. 91141810)
- 6.Member of ACM

#### **RESEARCHER IDS:**

1. ORCID ID:0000-0002-8212-5960
2. Scopus ID: [55193240100](#)
3. Web of Science ID:[AAT-8153-2020](#)
4. Google Scholar:<https://scholar.google.com/citations?user=QShsg70AAAAJ&hl=en>
5. Research gate ID:<https://www.researchgate.net/profile/M-Kamaraju-2>

#### **WEB IDENTITY:**

1. [www.linkedin.com/in/dr-m-kamaraju-3bb034b](http://www.linkedin.com/in/dr-m-kamaraju-3bb034b)
2. [www.gecgudlavalleru.ac.in](http://www.gecgudlavalleru.ac.in)

3. <https://vidwan.inflibnet.ac.in/profile/49899>

## **PUBLICATIONS: 188**

### **JOURNAL:123**

1. M.Kamaraju,,K.Lalkishore, A.V.N.Tilak, “Power Optimized Programmable Embedded Controller “International Journal of Computer Networks & Communications (IJCNC), Vol.2, No.4, July 2010,pp 97 -107 DOI : 10.5121/ijcnc.2010.2409[ISSN - Online: 0974 - 9322,Print : 0975- 2293]
2. M.Kamaraju, “A Novel design of Low cost Real Time Vehicle Navigation System,”International Journal of Engineering Science &Technology(IJEST),Vol.2,No.8, August 2010,pp3707-3711 [ISSN - Online: 0975 - 5462]
3. M.Kamaraju, K.Lal Kishore, A.V.N.Tilak, “Power Optimized ALU for Efficient Data path,” International Journal of Computer Applications(IJCA),Vol.11, No.11, December 2010, pp 39 -43 DOI : 10.5120/1624-2185 [ISSN - Online: 0975 - 8887, ISBN: 978-93-80747-14-9]
4. M.Kamaraju, “A Novel Design of Low cost Integrate Intelligent Security System for Industrial Surveillance,”International Journal of Engineering & Technology (IJET),Vol.2,No.6,December 2010, pp. 406 – 409. [ISSN - Online: 0975 - 4024]
5. M.Kamaraju, K.Lal Kishore, A.V.N.Tilak ,“Implementation of Low Power Datapath and Control Units of 8- bit Processor,”International Journal of Recent Trends in Engineering &Technology(IJRTE), Vol.4 , No.3, Nov 2010, pp 22-26 DOI :01.IJRTET.04.03.87 [ISSN - Online: 2158-5555].
6. M.Kamaraju, R.Swati, “GPRS based vehicle Navigation System using ARM Processor,” Springer series of computer communication and information systems , Vol.182, May 2011, pp 25-31
7. M.Kamaraju, K.LalKishore, A.V.N.Tilak, “A Novel Implementation of Application Specific Instruction-set processor(ASIP) using Verilog” International Journal of Science, Engineering and Technology(pISSN 2010-376X, eISSN 2010-3778), Issue 59, Nov 2011, pp 382-387
8. M.Kamaraju, K.Lal Kishore, A.V.N.Tilak, “ FPGA Implementation and verification of ARNIC core,” Journal of arXiv.org (e print archive), Cornell University e library, vol.1109,Nov, 2011.
9. M.Kamaraju, Praveen V N desu,” A Novel Implementation of RISI Controller employing adaptive clock gating technique” International Journal of Advanced Computer Science and Applications (IJACSA), Vol.2, Issue 11, Dec 2011,(ISSN : 2156-5570(Online) & ISSN : 2158-107X(Print), pp 21-27.
10. Baburao Kodavati, Sajja sri Gowry, A.V.N.Tilak, M.Kamaraju, “Health monitoring biomedical sensor data compression using RLE,” International Journal of VLSI &Signal Processing Applications, Vol. 1 , Issue 3, July 2011, pp 27-36 ( ISSN 2231-3133).

11. M.Kamaraju, Tholada AppaRao,, Kodavati BabuRao, M. Maria Das , Addanki Purna Ramesh, “Development of Antenna Head Interface Unit Using FPGA”, International Journal of Biomedical Signal Processing (IJBSP), (ISSN: 0975-8186), Vol.2 No.2 2011, PP109-119.
12. M.Kamaraju, Praveen V N Desu,“FPGA Implementation of RISA IC using Verilog,” Journal of Innovation in Electronics & Communication[ISSN: 2249-9946], Vol.2, Issue 2, Jan 2012, pp.189-193.
13. A.Mallaiah, G.Harish, M.Kamaraju, T.Subhashini, “Implementation of AHB bus tracer with dynamic multi resolution for lossless real time compression,” International journal of Engineering Science & Advanced Technology [IJESAT, ISSN: 2250–3676],May-Jun 2012 ,Volume-2, Issue-3, pp 445 – 448.
14. J.Tulasi,T.Venkatalaxmi,M,Kamaraju,” FPGA Implementation of Convolution Encoder & Hard decision Viterbi decoder”,International Journal of Computer & Communication Technology (IJCCT) [ ISSN (ONLINE): 2231 - 0371, ISSN (PRINT): 0975 - 7449 ],Vol.-3 , Issue - 4 , 2012, pp 43-47.
15. V.Swathi, M.Kamaraju, “FPGA Implementation of Intelligent Embedded System for Distributed Electrical Appliances,”International Journal of Computers & Technology [www.ijctonline.com ISSN: 2277-3061] ,Vol. 3, No. 1, August, 2012, pp 113-116.
16. M.Kamaraju, P.Pavan, “Implementation of Low Power Frame Synchronizer and Code Group Detector for 3G Asynchronous W-CDMA systems on FPGA” International Journal of VLSI & Signal Processing Applications, 2012, Vol., 2, Issue. 5, ISSN 2231-3133, pp: 403-408.
17. M.Kamaraju, M.Alekhyia , K. Lal Kishore , “A Novel Implementation Of 32 bit VLIW-MISC Processor on FPGA” International Journal of Computer and communication Technology, December 2012,Vol 4, Issue 2,(ISSN (PRINT): 0975 – 7449), pp 93-96.
18. M.Kamaraju, B.Ananda Krishna, B.Rajasekhar, P.Anil Kumar, “A Novel Implementation of Fingerprint Recognition System using DSP Processor”, International Journal of Engineering Research and Technology (IJERT), AAMT-2013, pp. 3-6, ISSN:2278-0181, March-2013. Impact Factor:1.76
19. B.Ananda Krishna, M.Kamaraju, B.Rajasekhar, B.Kranthi, “Enhanced SPIHT Algorithm for Image Compression”, International Journal of Engineering Research and Technology (IJERT), AAMT-2013, pp. 15-18, ISSN:2278-0181, March-2013. Impact Factor:1.76
20. B.Rajasekhar, U.Siva Reddy, M.Kamaraju, B.Ananda Krishna, “Fingerprint Database Management System”, International Journal of Engineering Research and Technology (IJERT), AAMT-2013, pp. 21-23, ISSN: 2278-0181, March-2013. Impact Factor:1.76
21. G.Chinavenkateswararao, M.Kamaraju, “Low Power Instruction Set Architecture for Aircraft Applications using Clock Gating Technique,” International Journal of Systems , Algorithms & Applications, Volume 3, Issue ICASE13, April 2013, (ISSN Online: 2277-2677), pp 25-28
22. M.Kamaraju, P.V.SubbaRao and T.Venkata Lakshmi, “A NOVEL VOTING SYSTEM USING SMS,”International journal of Computer Science & Information Technology (CS & IT) (DOI : 10.5121/csit.2013.3634), August 2013, pp. 297–303.

23. M.Kamaraju, D.Gopinath, "Development of Embedded Web Server Based on DAC System Using ARM for Industrial Applications" International Journal of Computers & Technology (ISSN 22773061), Vol 10, No 4, Aug 15, 2013, pp 1496-1502
24. U.Siva Reddy, B.Rajasekhar, M.Kamaraju, B.Ananda Krishna "Novel Implementation of Employee Fingerprint Database Management System" at International Journal of Engineering & Science Research (IJESR), Vol.3, Issue.10, ISSN:2277-2685, October 2013, pp:4799-4808. Impact factor:1.4. UGC Approved Journal.
25. K. Eswar Kumar, M.Kamaraju, Ashok Kumar Yadav, "Porting and BSP Customization of Linux on ARM Platform," International Journal of Computer Applications (0975 – 8887) Volume 80, No 15, October 2013, pp 36-42.
26. M.Kamaraju, Jayaraju. D, " FPGA based 70MHz Digital Receiver for RADAR Applications," International journal of Research in Electronics & Communication Engineering, Vol.1, issue 1, July- September 2013, pp 65-71.
27. M.Kamaraju, G.Chinavenkateswararao, , "Low Power Reduced Instruction Set Architecture using Clock Gating Technique," International Journal of VLSI Design and Communication Systems(VLSICS), Volume 4 , Issue 5, October 2013, (DOI : 10.5121/vlsic.2013.4503), pp35- 51.
28. V. Krishna Kumari, Y. Sri Chakrapani, M.Kamaraju, "Design and Characterization of Koggestone, Sparse Koggestone, Spanning Tree, Brentkung Adders," International Journal of Scientific & Engineering Research, Volume 4, Issue 10, October-2013, (ISSN 2229-5518), pp 1502-1506.
29. M.Kranthi Kumar, M.Kamaraju , K.Ramanjaneyulu, "Digital Fingerprinting In Encrypted Domain," International Journal of Computer & Technology, Vol 12, No.1, December 2013, pp 3138-3146
30. V.G.K Reshma, Lakshmi.T, M.Kamaraju," A Novel Approach of Fiber Channel Switch for Avionics Applications," International Journal of Engineering Science Invention [ISSN (Online): 2319 – 6734, ISSN (Print): 2319 – 6726], Volume 2, Issue 12, December 2013, pp.84-92 .
31. S.Venkata Kishore, Y.Sri Chakrapani, M.Kamaraju, " Design and Implementation of High Speed Data Transmission over Dual Independent Aurora Channels on One GTX dual tile using Virtex-5 FPGA", International Journal of Scientific & Engineering Research, Volume 4, Issue 12, December-2013.
32. M.Kamaraju, P.Anil Kumar "Wireless fingerprint attendance management system", Journal of information assurance and security, vol.9, ISSN:1554:1010, pp-138-147, 2014.
33. B.Kranthi, B.Ananda Krishna, M.Kamaraju, B.Rajasekhar "Enhanced Image Compression Algorithm for Image Processing Applications" International Journal of Computer Science and Information Technologies(IJCSIT), Vol.5(2), ISSN:0975-9646, 2014, pp:1509-1515. Impact factor: 2.94
34. M.Kamaraju, K.Rama Krishna K.Ramanjaneyulu, "A Novel Adaptive Beam forming RLMS Algorithm for Smart Antenna System," International Journal of Computer Applications (0975 – 8887), Volume 86 – No 5, January 2014, pp 27-32
35. Y.SriChakrapani, M.Kamaraju, K.Sindhu "FPGA Implementation of Irrigation control system", International Journal of Scientific and Engineering Research, Vol.5, Issue.12, PP:1361-1364 Dec 2014. Impact Factor:3.2

36. Y.SriChakrapani, M.Kamaraju, M.Aparna “FPGA Implementation of an Agricultural Management system using wireless networks”, International Journal of Computer Applications, Vol.105, Issue.18, PP:38-42, ISSN:0975-8887, Nov 2014.Impact Factor:0.715
37. M.Kamaraju, P.VenkataSubbaRao, ”Power optimized hybrid application Specific Instruction Controller (ASIC)Processor Employing Clock gating Technique”, International Journal of Embedded Systems, Vol.1, pp 1-4, Feb 2015.
38. M.Kamaraju, Y. Sri Chakrapani, “Design and Implementation of Low Power, Light Weight Cryptographic Core using Hummingbird2 Algorithm”, International Journal of scientific Engineering and Technology Research (IJSETR), Volume No: 4 Issue No: 35, ISSN:2319-8885, pp: 30-33, August-2015. Impact Factor:3.762
39. A. Haritha, Y.Bhavani Prasad, M.Kamaraju, T.Venkata Lakshmi “Analysis of Memristor Effects with and without Temperature Effects”, International Journal of Applied Engineering Research, Volume No: 10 Issue No: 20,ISSN:0973-4562,pp:41464-41470,October,2015.
40. M.Kamaraju, T.Subhashini, “Power efficient convolution using modulo multipliers”, International Journal of Applied Engineering and Research, Volume No: 10, Issue No: 21, ISSN: 0973-4562, pp. no: 42581-42587, November, 2015. Peer reviewed,scopus
42. T.Subhasini, M.Kamaraju, “A Novel Multimodel Medical Image Fusion Approach Based on Phase congruency and Directive Contrast in NSCT Domain”, International Journal of Computer Applications, Volume No: 129, Issue No: 10, ISSN: 0975-8887, pp.no:30-35, November, 2015.Impact Factor:0.867.
43. T.Subhashini, M.Kamaraju, “Power Optimized Datapath units of Hybrid Embedded Controller Architecture,” International Journal of VLSI Design and Communication Systems (DOI : 10.5121/vlsic.2015.6604) , December 2015, vol.6, No.6, pp: 33-43
44. A.Venkata Suresh, P.Anil Kumar, M.Kamaraju “Reconfigurable Low Power FPGA Design With Low Density”, International Journal of Innovative Research In Advanced Technology, ISSN:2319-1467, Volume-2,Issue-12,December,2015. Impact Factor:2.614.
45. T.Venkata Lakshmi, M.Kamaraju “A low power delay buffer using ring counter and gated driver tree”, International Journal of Engineering Science and Research, Volume No: 05 Issue No: 12, ISSN: 2277-2685, pp. no: 1447-1455,December, 2015,Impact Factor:3.47.
46. R. Chandrasekhar, M.Kamaraju, K. Rushendra Babu, B. Ajay Kumar, “Optimization of Peak to Average Power Ratio Reduction Using Novel Code for OFDM Systems” Microelectronics, Electromagnetics and Telecommunications, Lecture Notes in Electrical Engineering 372(Springer), DOI 10.1007/978-81-322-2728-1\_24, pp:267-275,2016
47. A. Ramakrishna Raju, N. Samba Murthy, M.Kamaraju, “FPGA Implementation of CORDIC Multiplier based Redundant Floating-point Butterfly Architecture for Signal Processing Applications”, International Advanced Research Journal in Science, Engineering and Technology, ISSN (Online) 2393-8021 Vol. 3, Issue 7,pp:138-142, July 2016

48. N. Sowjanya, B. Rajasekhar, M. Kamaraju, "FPGA Implementation of Emotion Recognition from Speech Signals", International Journal on Electronics, Electrical and Computational Systems (IJEECS), vol.5, issue 7, ISSN: 2348-117X, July 2016, pp: 10-14. Impact factor: 2.52
49. M. A. Majeed, B. Vamsi Krishna, M.Kama Raju , "A real time control and monitoring system using ZynqSoC FPGA based web server", International Journal of Engineering Sciences and Technology, Vol.5, Issue.8, pp:388-398, August, 2016 Impact Factor:4.116
50. K.Sai Kumar, Y Sri Chakrapani, M.Kamaraju, Implementation of Low Power Ultrasonic Phased Array Using ZYNQ-SoC IRACST - International Journal of Computer Science and Information Technology & Security (IJCSITS), ISSN: 2249-9555, Vol.6, No4, pp:26-32, July-August 2016 Impact Factor:3.765, Scopus
51. T.Subhashini, M.Kamaraju, K.Babulu, "Programmable core processor using data driven clock gating", International Journal for Modern Trends in Science and Technology(IJMTST), Volume 2 ,Special Issue 1, ISSN:2455-3778, pp:196-203, October, 2016 Impact Factor:2.175
52. G.Rajesh, T.Venkata Lakshmi, M.Kamaraju, "Low Power VLSI implementation of error detection and correction codes using OLS codes" International Journal of Computer Science and Information Technology & Security (IJCSITS), ISSN: 2249-9555 Vol.6, No.4, July-August 2016. Impact Factor:3.765
53. N.Sambamurthy, M.Kamaraju, "FPGA Implementation of Low Power FM0/Manchester Encoding and Decoding Schemes for DSRC Transceiver Applications", Annual Technical Volume of ETEB, Institute of Engineers (India), Theme: Design of Circuits and Systems for Signal, Image and Video Processing, vol. 1, pp. 52-59, 2016.
54. T.Subashini, K.Babulu, M.Kamaraju, "Low Power Programmable Processor Core(LPPPC) Architecture Using Clock Gating Technique", Annual Technical Volume of ETEB, Institute of Engineers (India), Theme: Design of Circuits and Systems for Signal, Image and Video Processing, vol. 1, pp. 59-61, 2016.
55. A. Venkateswararao, N. Sambamurthy M.Kamaraju, "Power optimized CODEC for DSRC applications," International Journal of Applied Engineering Research, Volume No: 10 Issue No: 20, ISSN:0973-4562, pp 41483-41489
56. K. Sarat Chandra, B. Rajasekhar, M. Kamaraju, "Enhancing the Accuracy of Emotion Recognition Using Emotion-Specific Features", International Journal of Electronics, Electrical and Computational System (IJEECS), ISSN 2348-117X, Volume 6, Issue 5 May 2017, pp: 344-346. Impact factor: 2.52
57. J. Naga Surekha , Sri Chakrapani , M.Kamaraju, " Implementation of High Performance Up Robust features Detection," International Journal of Scientific & Engineering Research Volume 8, Issue 5, May-2017, pp 1249-1251

58. Rohith Bala Jaswanth B, V. V. K. D.V. Prasad, M.Kamaraju, "A Survey Of Operational Transconductance Amplifier And Its Techniques In Cmos Technology," International Journal of Advance Engineering and Research Development, Volume 4, Issue 12, December -2017, pp 145-151
59. M. Kamaraju, D. Ramya Krishna, T. Subhashini, "Implementation of A Wallace Tree Approach for Data Aggregation in Wireless Sensor Nodes on ZED board and Send that Aggregated Data to the Sink through WSN Master Development Board(IOT)" International Journal for Research in Engineering Application & Management (IJREAM) ISSN : 2454-9150, IMC18405, Jan 2018, pp 278-287
60. P.Indira and M.Kamaraju, "A Low Power Hamming Code Based Controller with Splitting Logic Built-in Self Test Scheme," International Journal of Applied Engineering Research ISSN 0973-4562 Volume 13, Number 5 (2018) pp. 2669-2679
61. Bhavani Prasad, Kamaraju Maddu, and Venkata Lakshmi, "Mathematical Modelling and Analysis of Memristors with and without its Temperature Effects," Intl Journal of Electronics And Telecommunications, 2017, VOL. 63, NO. 2, PP. 181-186.
62. Pallavi Sesham, Venkatalakshmi Thota, Kamaraju M, "Design Of Kogge-Stone Adder Using Adiabatic Logic", International Journal of Advances in Electronics and Computer Science, ISSN: 2393-2835 Volume-5, Issue-6, Jun.-2018
63. S.Pallavi, T.Venkata Lakshmi, M. Kamaraju, "Implementation and comparative analysis of Carry Select Adder using Kogge-Stone Adder in Adiabatic logic" Journal of Engineering Research and Application, UGC approved Journal Research article, ISSN : 2248-9622, Vol. 8, Issue 6 (Part - III) June 2018, pp 22-26.
64. T.Subhashini, M.Kamaraju, K.Babulu, "A Novel Test Programs for Hybrid RISC Controller," Springer Lecture Notes in Electrical Engineering book series (LNEE, volume 521), Microelectronics, Electromagnetics and Telecommunications, November 2018, DOI: [https://doi.org/10.1007/978-981-13-1906-8\\_57](https://doi.org/10.1007/978-981-13-1906-8_57), Publisher Name: Springer, Singapore, pp 559-565
65. Y. Mamillu, Y. Sri Chakrapani, M. Kamaraju, "FPGA Implementation of Integral Image generator in SURF detector", International Journal of Electronics Engineering, Volume 10, Issue 2, pp.233-240, June 2018.
66. G Chinavenkateswararao, M Kamaraju, P V Subbarao, "Design And Implementation Of Cache Memory Using Cmos Transistors", ICTACT Journal on Microelectronics, ISSN 2395-1680, Volume 4, Issue 2, pp: 576-583, July 2018.
67. P. Indira, Ved Vyas Dwivedi, M. Kamaraju, "Design and Optimization of Low Power VLSI Circuits for Leakage Power Reduction Using GSA", IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 8, Number 6, Ver. I (2018), pp 56-66.



68. T. Subhashini, M. Kamaraju, K. Babulu, "A New ALU Design using PNS-FCR: Static CMOS Logic for Microprocessors," *International Journal of Engineering and Advanced Technology (IJEAT)* ISSN: 2249 – 8958, Volume-8, Issue-6S2, August 2019, pp 876-882
69. N. Sambamurthy, M. Kamaraju, "FPGA Based Optimized Reconfigurable Base-2 Constant Coefficient Multiplier Architecture for Image Filtering," *International Journal of Engineering and Advanced Technology (IJEAT)* ISSN: 2249 – 8958, Volume-8, Issue-6S2, August 2019, pp 822-825
70. P. Indira, M. Kamaraju, " Design and Implementation of 6-Stage 64-bit MIPS Pipelined Architecture," *International Journal of Engineering and Advanced Technology (IJEAT)* ISSN: 2249 – 8958, Volume-8, Issue-6S2, August 2019, pp 790-796.
71. B. Lakshmi, M. Kamaraju, K. Babulu, "Subthreshold Region based Linear Feedback Shift Register," *International Journal of Engineering and Advanced Technology (IJEAT)* ISSN: 2249 – 8958, Volume-8, Issue-6S2, August 2019, pp 817-821
72. B. Rajasekhar, M. Kamaraju, V. Sumalatha, "Glowworm Swarm based Fuzzy classifier with Dual Features for Speech Emotion Recognition", *Evolutionary Intelligence*, Springer Journal, ISSN 1864-5909, 16 July 2019, DOI 10.1007/s12065-019-00262-1, Impact Factor: 0.94, SJR: 0.222, H-Index: 19, Scopus Indexed .
73. B. Rajasekhar, M. Kamaraju, V. Sumalath, "Speaker Independent Emotion Recognition From Speech Signals", *ARNP Journal of Engineering and Applied Sciences*, ISSN: 1819-6608, Vol. 13, No. 9, May 2018, pp: 3188-3191. SJR: 0.19, H-Index: 17, Scopus Indexed.
74. P. Indira, M. Kamaraju, " High Performance 6-stage MIPS RISC Pipelined Processor Architecture, " *International Journal of Engineering Research and Applications (IJERA)*, ISSN: 2248-9622; Jan 2019, Vol. 9, Issue 1 (Series -I) pp 17-23.
75. P. Indira, M. Kamaraju, " Implementation and Analysis of 32-bit pipelined RISC Processor Architecture", *Journal of VLSI Design tools and Technology (JOVDTT)* ISSN: 2321-6492, (Accepted)
76. P. Indira, M. Kamaraju,, " Verilog Implementation of a MIPS RISC 32-bit Pipelined Processor Architecture," *IOSR Journal of Electronics and Communication Engineering (IOSR-JECE)* , Vol. 7. Issue 1
77. P. Indira, M. Kamaraju,, " Low power flip-flop design using tri-state inverter logic" , *Journal of Low Power Electronics*, March 2019, Vol.15, No.1, web of science.

78. V.Prasanth, K.Babulu, M.Kamaraju, “Dynamic Power Optimization of 32 Bit MIPS Processor Using Clock Gating For Low Power Applications,” International Journal of Recent Technology and Engineering (IJRTE) ISSN: 2277-3878, Volume-8 Issue-2, July 2019, pp 5936-5942
79. Rohith Bala Jaswanth B, V.V.K.D.V.Prasad, M.Kamaraju, “Design of Three Stage Cascaded Operational Transconductance Amplifier for ECG Applications”, Multimedia Tools & Applications- Springer, DOI:10.1007/s11042-018-6873-9, Accepted: 8 November 2018, [Impact factor-1.541, Springer , SCi Indexed, 45 H index, Springer Nature 2018]
80. Rohith Bala Jaswanth B, V.V.K.D.V.Prasad, M.Kamaraju ,“Impact on Gain and Noise : ECG Amplifier & Comb Filter Design using OTA”, International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 – 8958, Volume-8, Issue-6S2, August 2019,[ Impact factor-5.97, Scopus indexed, DOI:10.35940/ijeat.F1203.0886S219]
81. Rohith Bala Jaswanth B, V.V.K.D.V.Prasad, M.Kamaraju ,” Design of Operational Transconductance Amplifier (OTA) using Heterogeneous Avalanche Voltage Changeover Circuit”, Journal of Advanced Research in Dynamical & Control Systems(JARDCS), Scopus indexed and UGC approved cite score-0.16, ISSN: 1943-023X, Vol. 12, Issue-02, May 18, 2020, DOI: 10.5373/JARDCS/V12I2/S20201293,PP-2455-2472.
82. B. Rajasekhar, M. Kamaraju, V. Sumalath, “A Novel Speech Emotion Recognition Model using Mean Update of Particle Swarm and Whale optimization-based Deep Belief Network" Journal of Data Technologies and Applications, SSCI journal (ISSN: 2514-9288),
83. P.Indira, M.Kamaraju, “Standby Mode Leakage Power Reduction Using VLSI Circuits,” International Journal of Advanced Science and Technology, (ISSN: 2005-4238 IJAST) Vol. 29, No. 4, (2020), pp.9667 – 9682.
84. T. Subhashini, M. Kamaraju, K. Babulu “Power Optimized BCD adder Using Low Power Techniques” Test Engineering and Management, Volume 82, January - February 2020, ISSN: 0193 - 4120 Pages 8789—8795.
85. K.Yugandhar, D.Venkata Sekhar, M.Kamaraju “Survey on VLSI Architecture for Lifting based Discrete Wavelet Transform in Image Processing Applications” Test Engineering and Management, Volume 82, Year 2020, Pages 8712—8717.
86. Sambamurthy, N and Kamaraju, M “Power optimised hybrid sorting-based median filtering” International Journal of Digital Signals and Smart Systems, Volume 4, Year 2020, Pages 80—86.
87. Sambamurthy, N and Kamaraju, M “FPGA Implementation of PSO Based RGB-Y Filter” International Journal of Advanced Trends in Computer Science and Engineering, Volume 9, Year 2020, Pages 5003-5008 ISSN 2278- 3091.

88. Sambamurthy, N and Kamaraju, M “Area and Power efficient Comparator and swap switching network for Median filter” Solid State Technology, Volume 63, Year 2020, Pages 17217—17227.
89. Surapaneni Aparna, T. Venkata Lakshmi, M.Kamaraju, Y. Sri Chakrapani “Implementation of Deep Learning Accelerator Unit” International Journal of Engineering Research & Technology, Volume 08, Issue 07, July 2019 ISSN : 2278-0181
90. P. Indira, M. Kamaraju, Ved Vyas Dwivedi “Optimization of Pipeline process using MIPS RISC Processor” IJRECE, Volume 7, Year 2019, Pages 333-340, ISSN: 2348-2281.
91. P. Indira, M. Kamaraju, Ved Vyas Dwivedi “Design And Analysis Of A 32-Bit Pipelined Mips Risc Processor” International Journal of VLSI design \& Communication Systems (VLSICS), Volume 10, Year 2019, Pages 1—18.
92. Kamaraju, M and Divyasree, Y “A Survey On Vvm Based Test Programs For Hybrid Risc Controller”, Year 2017. Int. J. Elec&Elecn.Eng & Telcomm. (IJEETC)2017, Vol. 6, No. 2, April 2017, ISSN 2319 – 2518.
93. D. Ramya Krishna, M.Kamaraju “A Wallace Tree Approach For Data Aggregation In Wireless Sensor Nodes” International Journal on Cybernetics \& Informatics (IJCI), Volume 5, Year 2016, Pages 91—100.
94. Nistchala, T and Kamaraju, M and Lakshmi, T Venkata “Optimization of Latency for Color Interpolation Processor” International Journal of Applied Engineering Research, Volume 10, Year 2015, Pages 42810—42814.
95. S. Anitha, T. Subhashini, M. Kamaraju “A Novel Multimodal Medical Image Fusion Approach based on Phase Congruency and Directive Contrast in NSCT Domain” International Journal of Computer Applications, Volume 129, Year 2015, Pages 30—35.
96. Sowjanya, GN and Chakrapani, Y.Sri and Kamaraju, M “Design of Built In Self Test (BIST) Architecture using Power Optimized Functional Broadside Test”, IJSETR , Vol. 4, Issue 35, August 2015 pages 7100-7103, ISSN: 2319-8885
97. Kamaraju, M and Sagar, T Krishna and Ramanjanyelu, K “Representation of Multi Resolution Image using Multi Wavelet Transform with Combined 2-D and 1-D Directional Filter Banks” International Journal of Computer Applications, Volume 86, Year 2014.
98. Chandra, GVP and Yadav, Sekhar and Krishna, B Ananda and Kamaraju, M “Performance of wiener filter and adaptive filter for noise cancellation in real-time environment” International journal of computer applications, Volume 97, Year 2014.

99. Sriharish, L and Kamaraju, M “A Novel VLSI Architecture of Multiplier on Radix-4 using Redundant Binary Technique” International Journal of Computer Applications, Volume 103, Year 2014.
100. Parvathi, Arepli Siva and Krishna, G Rama and Kamaraju, M “A Novel based Cooperation and Joint Source Channel Transmission in Wireless Networks using LDPC” International Journal of Computer Applications, Volume 108, Year 2014
101. Gollamudi, Preethi Sudha and Kamaraju, M “Design Of High Performance IEEE-754 Single Precision (32 bit) Floating Point Adder Using VHDL” International Journal of Engineering Research & Technology, Volume 2, Year 2013, Pages 2264—2275.
102. J.Tulasi,T.Venkatalaxmi,M, Kamaraju “FPGA Implementation of Convolution Encoder & Hard decision Viterbi decoder” International Journal of Computer & Communication Technology, Volume 3, Year 2012, Pages 43—47.
103. Aparna, Surapaneni and Chakrapani, Y Sri and Lakshmi, T Venkata and Kamaraju, M “A Survey of VLSI Architectures for Hamming Code Algorithm” , International Journal of Advanced Scientific Research and Management, Special issue, CITAES-18, Pages 6-10, ISSN 2455-6378
104. Subhashini, T And Kamaraju M “Power Optimized Datapath Units Of Hybrid Embedded Core Architecture Using Clock Gating Technique” International Journal Of Vlsi Design & Communication Systems Volume: 6 - Volume No: 6 - Issue: December 2015,Issn : 0976 - 1357 (Online) ; 0976 - 1527 (Print)
105. Mala, K Yashwanthi and Murthy, N Samba and Kamaraju M “Hull Monitoring System for Submarine” IOSR Journal of Electronics and Communication Engineering (IOSR-JECE), Volume 10, Issue 2, Ver. IV (Mar - Apr.2015), PP 41-47, e-ISSN: 2278-2834,p- ISSN: 2278-8735.
106. Indira, P and Kamaraju, M and Dwivedi Ved Vyas “Leakage Power Minimization using IVC based GSA” International Journal of Innovative Technology and Exploring Engineering (IJITEE), Volume-9 Issue-2, December 2019 Pages 212-220, ISSN: 2278-3075.
107. Indira, P and Dwivedi, Ved Vyas and Kamaraju M “Design and Optimization of Low Power VLSI Circuits for Leakage Power Reduction Using GSA” IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 8, Issue 6, (Nov. - Dec. 2018), Pages 56-66 e-ISSN: 2319 – 4200, p-ISSN No. : 2319 – 4197.
108. Subhashini, T, Kamaraju M, Babulu.K” Design of Power optimized Pipelined 64 – bit Mini Instruction Set Programmable Processor (MISPP),”International Journal of Solid State Technology, Vol.64,Issue 2, Scopus Indexed, IF:0.3, Year 2021, pp 762-774.
109. P.Bujji Babu, K.Babulu, M.Kamaraju,” Parametric Analysis of schematic for

- efficient sub-systems design with MOSFET scaling factors,” Journal of Materials Today, Elsevier, March 2021,<https://doi.org/10.1016/j.matpr.2021.01.472>
110. Y.Sri Chakrapani, N.Venkateswararo.M.Kamaraju,” A survey on Sobel Edge Detection VLSI Architectures” Journal of Physics –Conference series,1804012151, 2021
  - 111.Subhashini, T And Kamaraju M, Babulu K,” Area and Power optimized D-Flip Flop and Subtractor,” Journal of Information Technology in Industry, Vol.9,Issue1, Web of Science (Emerging Source Citation Indexed ), IF:0.3, Year 2021, pp 159-163.
  112. M. Kamaraju, Ch. Sree sai suhsma, Ch. Chandrika, B. Venkata Rohith, Ch. Pavani, “A Novel Gdi Latch For Sense Amplifier Based Flipflop,”International Research Journal of Modernization in Engineering Technology and Science ( Peer-Reviewed, Open Access, Fully Refereed International Journal ) Volume:05/Issue:04/April-2023 Impact Factor- 7.868, [www.irjmet.com](http://www.irjmet.com), pp no.3864-3870
  113. M. Kamaraju, S. Jogesh, V. Sai Teja, P. Venkata Naga Devi, R. Dinesh,“Verilog-Based Design of AMBA-APB Protocol and Their Verification”,Journal of Controller and Converters, Vol 8, Issue 1, pp 23-31, <https://doi.org/10.46610/JCC.2023.v08i01.002>
  114. M. Kamaraju, Ch. Sree sai suhsma, Ch. Chandrika, B. Venkata Rohith, Ch. Pavani, “A NOVEL GDI LATCH FOR SENSE AMPLIFIER BASED FLIPFLOP”, International Research Journal of Modernization in Engineering Technology and Science, April 2023, Vol. 5, Issue 4, pp no.3864-3870.
  - 115.Penumutchi, B.Maddu, K.,Kaparapu, B. ,”Design and Application of Silicon on Insulator Based SiGe VTFET in IIR Filter by Balanced Truncation (BT) Method of Model Order Reduction,” Journal of Silicon,2023, Vol. 15, Issue. 3, pp. 1429–1442.
  - 116.Sambamurthy Nanduri, M. Kamaraju,”Efficient VLSI implementation of modular neural network based hybrid median filter,”Soft Computing Journal [https://doi.org/10.1007/s00500-023-08762-0\(0123456789\(\).,-volV\)\(0123456789\(\).,-volV\)](https://doi.org/10.1007/s00500-023-08762-0(0123456789().,-volV)(0123456789().,-volV)), July 2023, Springer , pp 1-15
  117. Sambamurthy Nanduri,Maddu Kamaraju “Energy efficient Median filter core architecture for impulse noise removal in smart measurement systems” SN computer science published on 6th January 2024.
  - 118 Priyadarshini v,Dr.M.Kamaraju,Dr.U.V.Ratna Kumari ,”Low Power MIPS-RISC Processor: A Survey”CVR Journal of Science and Technology, Volume 25, December 2023 DOI: 10.32377/cvrjst2506.
  119. Y.Sri Chakrapani, Dr .M.Kamaraju,” Implementation of Low power VLSI architecture for sobel edge detection” Journal of Physics –2024
  120. Sambamurthy Nanduri,Maddu Kamaraju “Reconfigurable AI enabled vectored Median filter for real time image denoising and edge preservation in FPGA based smart imaging systems”,Multimedia tools and applications,Published on 11th Feb 2025

121.T. Subhashini, M. Kamaraju, and K. Babulu, “Area and Power optimized D Flipflop and subtractor:”, International Journal of Modern Agriculture , Vol 10,issue no.1,2021

122.T. Subhashini, M. Kamaraju, and K. Babulu, “Low power and fast adders using new xor and xnor gates”, International Journal of Engineering research and Technology, Vol 12,issue no.12,2019.

123.T. Subhashini, M. Kamaraju, and K. Babulu, “Single cycle RISC micro architecture processor using clock gating Techniques”, International Journal of scientific and Technology research, Vol 8,issu .12, Dec 2019.

#### **NATIONAL/INTERNATIONAL CONFERENCES: 76**

1. M.Kamaraju, A.V.N.Tilak,M.V.Ganeswararao, “Low Power ALU for High Performance Systems” Proceedings of National Conference on Advanced Communication Technologies [ACT – 06], 8-9 December 2006 pp 150 – 152.
2. M.Kamaraju,A.V.N.Tilak,G.N.Swamy, “Embedded System for Remote Control Observation”Proc. of IETE Zonal Seminar on Emerging and Converging Communication Technologies , 10-11 February 2007 pp 22-24.
3. M.Kamaraju,A.V.N.Tilak,K.Lalkishore,“VHDL Implementation and Verification of ARINC – 429 core” Proceedings of National Conference on Modeling, Analysis and Simulation of Computers and Telecommunication Systems[MASCOT’07],1-2 March 2007 pp 425 – 431.
4. M.Kamaraju, A.V.N.Tilak, K.Lalkishore, “Programmable Digital Clock Generator (PDCG) for Low Power Microcontroller” Proceedings of National Conference on Emerging Trends in Electronics & Communication – 2007 [NCE-merge’07],23rd June 2007 pp 1-6.
5. B. Surekha, G.N.Swamy, M.Kamaraju, A.V.N.Tilak, “MATLAB IMPLEMENTATION OF AES -128 ALGORITHM FOR SECURE IMAGE TRANSFER” Proceedings of International Conference on Modeling and Simulation Coimbatore, 27-29 August 2007 pp 1-6
6. M.Kamaraju,A.V.N.Tilak,K.Lalkishore, “Low power Embedded Chip (LPEC) for Multiple Sensor applications” Proceedings of National Conference on Emerging Trends in Electrical Engineering for Sustainable Development, 24-26 November, 2008 pp 136- 139.
7. M.Kamaraju,G.N.Swamy,B.V.S.L.Bharathi,“Embedded system for Electrical substation”Proceedings of National Conference on Emerging Trends in Electrical Engineering for Sustainable Development, 24-26 November, 2008 pp 132- 135
8. M.Kamaraju,A.V.N.Tilak, K.Lalkishore, “Low Power Programmable Embedded Controller Design” Proceedings of International Conference on Advances in Optoelectronics,Information and Communication Technologies(ICOICT 2009) ,26-27 February 2009 pp 397 – 399
9. M.Kamaraju,B.V.S.L.Bharathi,Y.Syamala , “Remote Observation and Control System for Military Surveillance” Proceedings of International Conference on Advances in

- Optoelectronics, Information and Communication Technologies (ICOICT 2009) ,26-27 February 2009 pp 659 – 662.
10. M.Kamaraju, A.V.N.Tilak, G.N.Swamy, “Role of Visual aids in Teaching and Learning Process” Proceedings of National Conference on “Learning Enhancement Through Information and Communication Technology”, 21-22 November 2009 pp 126-130.
  11. B.Ravi,G.N.Swamy,M.Kamaraju, “Design of Frame Synchronizer using Verilog HDL” Proceedings of National Conference on Advances in Signal Processing (NCASP – 09),20- 21 November 2009 pp 79 - 82.
  12. S.RatnaSatyaKishore,M.Kamaraju,Y.Syamala , “FPGA Implementation of Digital Time Slot Interchanger (DTSI)” Proceedings of National Conference on Advances in Signal Processing (NCASP – 09) ,20-21 November 2009 pp 125 - 128.
  13. V.VittalReddy,M.Kamaraju,K.VidhyaSmitha, “Teaching Methodology – Newton and Galileo” Proceedings of National Conference on “Learning Enhancement Through Information and Communication Technology”, 21-22 November 2009 pp 61- 67.
  14. M.Kamaraju, A.V.N.Tilak, K.Lalkishore, “A Clock Gating Circuit for GALS Systems” Proceedings of International Conference on Emerging Trends in Signal Processing & VLSI Design (SPVL – 2010),11-13 June 2010 pp
  15. Ch.Sowjanya,M.Kamaraju,Y.Syamala, “Design and ASIC Implementation of Root Raised Cosine Filter” Proceedings of International Conference on Emerging Trends in Signal Processing & VLSI Design (SPVL – 2010), 11-13 June 2010 pp
  16. M.Kamaraju,A.V.N.Tilak,K.Lalkishore, “FPGA Implementation of OFDM Transmitter Employing Clock Gating Technique” Proceedings of International Conference on Emerging Trends in Signal Processing & VLSI Design (SPVL – 2010), ,11-13 June 2010 pp
  17. M.Kamaraju, M.Vijayakumar,“FPGA Implementation of Instruction Set Architecture (ISA) Core for Serial Data Packetization” Proc.of 2nd International Conference on Computer Science and Information Technology (CSIT 2011),New Delhi, during 06th-07th, November, 2011.
  18. M.Vijayakumar, M.Kamaraju, “ FPGA Implementation of Instruction set architecture (ISA) for sensor data pakatization,” Proc.of 2nd International Conference on Computer Science and Information Technology (CSIT 2011), November 2011, pp 56-60
  19. M.Kamaraju,M.Alekhya,V.Swathi,N.Sambamurthy,P.Pavan, “An Intelligent Embedded System for Distributed Electrical Appliances (IESDEA),” Proc.of National conference (NCETEC-2K11), December 2011, pp 101-103.
  20. M.Kamaraju, N.Sambamurthy, “FPGA Implementation of Multiprocessor Core Architecture For Embedded Concurrent Computing,” Proc.of National conference on Advances in Communication Technologies (NCACT’12) ,9-10 January 2012, pp 463-466.
  21. M.Kamarajuv, N.Sambamurthy, “FPGA Implementation of Multiprocessor Core Architecture for Embedded Concurrent Computing,” Proc.of International Conference ARTCom 2012, LNEE, 2012.© Springer-Verlag Berlin Heidelberg 2012, October 2012,pp. 75–80
  22. M.Kamaraju and S.Bhavani, “Speech Enhancement Technique Using Eigen Values”, at International Conference on Electronics, Communications and Information Systems, November 2012, pp 46-52.

23. M.Kamaraju and M.Alekhy, "A Novel Implementation Of 32 bit VLIW-MISC Processor On FPGA", Proc. of International Conference on Electrical Engineering and Computer Science (ICEECS), Singapore, 5th December 2012.
24. M.Kamaraju, P.V.SubbaRao, T.Venkata Lakshmi "A Novel Implementation of Voting System using SMS" Proc.of International Conference on Signal, Image Processing and Pattern Recognition (SIPP-2013) at Bangalore during 18-19 February 2013.
25. G.China Venkateswara Rao, M.Kamaraju "Low Power Instruction set Architecture for Aircraft Applications using Clock Gating Technique" Proc.of 2nd International Conference on Applied Sciences and Engineering (ICASE 2013) on 31st March 2013, Hyderabad, India.
26. D.Gopinath, M.Kamaraju, "Review of Embedded Web Server Based on DAC System" Proc.of International Conference on Advanced Engineering & Technology (ICACSIT), Chennai on 10th March 2013, pp:162-165
27. M.Kamaraju, B.Ananda Krishna, B.Rajasekhar, P.Anil Kumar, "A Novel Implementation of Fingerprint Recognition System using DSP Processor", Proc.of National Conference on Advance Assistive and Main Stream Technologies for Persons with Special Needs at Sri Vishnu Engineering College for Women, Bhimavaram, during 5-7, pp.1-4, March 2013.
28. B.Ananda Krishna, M.Kamaraju, B.Rajasekhar, B.Kranthi, "Enhanced SPIHT Algorithm for Image Compression", National Conference on Advance Assistive and Main Stream Technologies for Persons with Special Needs at Sri Vishnu Engineering College for Women, Bhimavaram, during 5-7, pp.1-4, March 2013.
29. B.Rajasekhar, M.Kamaraju, B.Ananda Krishna, U.Siva Reddy, "Fingerprint Database Management System", Proc. of National Conference on Advance Assistive and Main Stream Technologies for Persons with Special Needs at Sri Vishnu Engineering College for Women, Bhimavaram, during 5-7, pp.1-4, March 2013.
30. M.Kamaraju, M.Alekya, K.Lal Kishore "A Novel Implementation of 32-bit VLIW-MISC Microprocessor on FPGA" Proc.of 3rd International Conference on RF and Signal Processing Systems (RSPS-2013), at KL University, 26 – 27 July 2013.
31. M.Kamaraju, P.Anil Kumar, B.Ananda Krishna, B.Rajasekhar, "Embedded Fingerprint Recognition System," Proc.of International Conference on Recent Researches in Telecommunications, Informatics, Electronics and Signal Processing, (ISBN: 978-960-474-330-8), 17-19 September 2013, Baltimore, MD, USA, pp 394 – 401.
32. Maddu Kamaraju, Penta Anil Kumar "DSP based Embedded Finger Print Recognition System", Proc.of 13th International Conference on Hybrid Intelligent Systems (HIS) (ISBN: 978-1-4799-2439-4/13), December 2013 at Tunisia, pp 6-11.
33. M.Kamaraju, N.Sambamurthy, K.Lalkishore, "FPGA implementation of multiprocessor core architecture for concurrent computing with multichannel UART," Proc. of National Conference NCIET 2013 (ISBN: 978-1-4276-5484-7), December 2013, pp 309-315
34. M.Kamaraju, K.J.Varalakshmi, "NIOS II processor based standard and custom peripheral design," Proc. of National Conference NCIET 2013 ISBN: 978-1-4276-5484-7, December 2013, pp 321-326.
35. M.Kamaraju, Jayaraju.D, "Implementation of 70mhz digital receiver," Proceedings of National Conference NCIET 2013 (ISBN: 978-1-4276-5484-7), December 2013, pp 333-337



36. I.Sree Satya, M.Kamaraju, "Design and Implementation of Low Power Carry Bypass Multiplier," Proc. of National Conference NCIET 2013 (ISBN: 978-1-4276-5484-7), December 2013, pp 357-361.
37. M.Kamaraju, Shaik Parveen, "Development of Soft-Core processor system on FPGA," Proc.of 5th International Conference on Recent Trends in Information, Telecommunication and Computing (ITC2014), 21-22 March 2014.
38. M.Kamaraju and N.Sambamurthy , "FPGA implementation of Multi Processor core architecture for embedded concurrent computing", "IET digital library & Proc. of Fourth International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom2012), 2012 p. 44 – 47 (DOI: 10.1049/cp.2012.2491, ISBN: 978-1-84919-929-2)
39. M.Aparna, Y.Sri Chakrapani, M.Kamaraju, " FPGA Implementation of an Agricultural Management System using Wireless Networks", National Conference On RF Wireless Communication & Signal Processing (NCRFWCSP) 2014, Department of Electronics and Communications Engineering, Bapatla Engineering College.
40. Y.Sri Chakrapani, M.Kamaraju, N.Venkateswara Rao, "FPGA Implementation low power UART", National Conference on RF Wireless Communication & Signal Processing (NCRFWCSP) 2014, Department of Electronics and Communications Engineering, Bapatla Engineering College.
41. G.Sreelatha, B.Rajasekhar, M.Kamaraju, "A Robust and Reliable Gender Driven Emotion Recognition System", International Conference on Emerging Trends in Engineering and Technology, IFERP, Visakhaptnam, pp. 7-10, 30th August 2015.
42. M.Kamaraju, N.Sambamurthy,"Design and Implementation of Concurrent computing Multi Processor core architecture with Multi UART",Proc. of Electrical, Electronics, Signals, Communication and Optimization (EESCO), 2015 IEEE, International Conference ,PP476-501.
43. T.Subhashini, M.Kamaraju, "Programmable Hybrid Embedded Controller Architecture using Clock Gating Technique", IFERP International Conference, Hyderabad,ISBN:9788192958040,pp:55-59,January,2016.
44. B. Rajasekhar, M. Kamaraju, V. Sumalath, "Gender Driven Emotion Recognition System for Speech Signals Using Neural Networks", 6th International Advanced Computing Conference (IACC 2016) organized by IEEE Computer Society – Indian Council at S.R.K.R. Engineering College, Bhimavaram during Feb 27-28, 2016.
45. N. Sowjanya, B. Rajasekhar, M. Kamaraju, "FPGA Implementation of Emotion Recognition from Speech Signals", International Conference on Signal, Image, Video and Audio Processing (ICSIVA-16), organized by Conference Info and Academic Science at Acharya Nagarjuna University, Guntur on July 30, 2016.
46. T.Subhashini, M.Kamaraju, K.Babulu,"A Novel Implementation of Mixed ISA on FPGA" IEEE International Conference on Communication and Signal Processing (ICCSP),IEEE Xplorer Feb 2018, DOI: 10.1109/ICCSP.2017.8286387
47. T.Subhashini, M.Kamaraju, K.Babulu, "Design and Analysis of Multiple Port Memory Architecture for Low Power Applications," IEEE International Conference on Signal Processing and Communication Systems (SPACES 2018), IEEE Xplorer March 2018, DOI: 10.1109/SPACES.2018.8316348.
48. PallaviSesham, VenkatalakshmiThota, Kamaraju M, "Design Of Kogge-Stone Adder Using Adiabatic Logic", National Conference on Advances in Electrical, Electronics &

Computer Engineering (NCAEECE) in association with IRAJ Research Forum and Institute of Research and Journals (IRAJ), April 2018.

49. M.Kamaraju, P. Indira, "Low Power PVT robust area efficient pulse triggered Flip-Flop Design", Proc. Of International Conference on Recent Innovations in Electrical, Electronics & Communication Engineering (ICRIEECE), KIIT, Bhubaneswar, July 27th – July 28th 2018, pp 138.
50. M.Kamaraju, P. Indira, "Gravitational Search Algorithm based Leakage Power optimized ALU Design", Proc. Of International Conference on New Trends in engineering & Technology (ICNTET), GRT Institute of Engineering and Technology, Chennai, Sep 7th – Sep 8th 2018, pp 181.
51. M.Kamaraju, P. Indira, "Low leakage Power ALU Design using IVC based GSA", Proc. of 2nd International conference on Innovative Research in Science, Technology & Management (ICIRSTM), UTown, National University of Singapore, Singapore, Sep 29th – Sep 30th, 2018.
52. B. Rajasekhar, M. Kamaraju, V. Sumalatha, "FPGA Based Recognition of Emotions from Speech Signals", 2017 Third International Conference on Biosignals, Images and Instrumentation (ICBSII), IEEE Xplore: 26 Oct 2017, 10.1109/ICBSII.2017.8082290.
53. Varalaxmi.KJ and Kamaraju.M,"Design Of Standard And Custom Peripheral Using Nios Ii Processor", Proceedings of IRF International Conference, Bangalore 23rd March-2014, Pages 46-50, ISBN: 978-93-82702-68-9.
54. Sambamurthy, N and Kamaraju, M "Design and implementation of concurrent computing multi processor core architecture with multi UART", International Conference on Electrical, Electronics, Signals, Communication and Optimization (EESCO), 2015.
55. Rao, Y Srinivasa and Kamaraju, M and Ramanjaneyulu, DVS "An FPGA implementation of high speed and area efficient double precision floating point multiplier using Urdhva Tiryagbhyam technique", 2015 Conference on Power, Control, Communication and Computational Technologies for Sustainable Growth (PCCCTSG) , 11-12 Dec. 2015 ISBN:978-1-4673-6890-2.

### **IEEE Xplorer/Springer Publications:20**

56. B. Rajasekhar, M. Kamaraju, V. Sumalath, "FPGA Based Emotions Recognition from Speech Signals", IEEE sponsored 3rd International Conference on Biosignals, Images and Instrumentation organized by S.S.N. College of Engineering, Chennai during Mar 16-18, 2017.
57. B. Rajasekhar, M. Kamaraju, V. Sumalath, "FPGA Based Emotions Recognition from Speech Signals", IEEE sponsored 3rd International Conference on Biosignals, Images and Instrumentation organized by S.S.N. College of Engineering, Chennai during Mar 16-18, 2017.
58. B. Rajasekhar, M. Kamaraju, V. Sumalath, "FPGA Based Emotions Recognition from Speech Signals", IEEE sponsored 3rd International Conference on Biosignals, Images and Instrumentation organized by S.S.N. College of Engineering, Chennai during Mar 16-18, 2017.
59. B. Rajasekhar, M. Kamaraju, V. Sumalath, "FPGA Based Emotions Recognition from Speech Signals", IEEE sponsored 3rd International Conference on Biosignals, Images

- and Instrumentation organized by S.S.N. College of Engineering, Chennai during Mar 16-18, 2017.
60. B. Rajasekhar, M. Kamaraju, V. Sumalath, "FPGA Based Emotions Recognition from Speech Signals", IEEE sponsored 3rd International Conference on Biosignals, Images and Instrumentation organized by S.S.N. College of Engineering, Chennai during Mar 16-18, 2017.
  61. B. Rajasekhar, M. Kamaraju, V. Sumalath, "FPGA Based Emotions Recognition from Speech Signals", IEEE sponsored 3rd International Conference on Biosignals, Images and Instrumentation organized by S.S.N. College of Engineering, Chennai during Mar 16-18, 2017.
  62. B. Rajasekhar, M. Kamaraju, V. Sumalath, "FPGA Based Emotions Recognition from Speech Signals", IEEE sponsored 3rd International Conference on Biosignals, Images and Instrumentation organized by S.S.N. College of Engineering, Chennai during Mar 16-18, 2017.
  63. B. Rajasekhar, M. Kamaraju, V. Sumalath, "FPGA Based Emotions Recognition from Speech Signals", IEEE sponsored 3rd International Conference on Biosignals, Images and Instrumentation organized by S.S.N. College of Engineering, Chennai during Mar 16-18, 2017.
  64. T.Subhashini, Dr.M.Kamaraju, Dr.K.Babulu, "Design and Analysis of Multiple Port Memory Architecture for Low Power Applications", IEEE 2018 Conference on Signal Processing and Communication Engineering Systems, January 2018, pp. 210-214. (Scopus Indexed)
  65. T.Subhashini, Dr.M.Kamaraju, Dr.K.Babulu, "A Novel Implementation of Mixed ISA on FPGA", IEEE 2017 International Conference on Communication and Signal Processing, December 2017, pp. 0404-0409. (Scopus Indexed).
  66. Babulu, K and Kamaraju, M and Bujjibabu, P and Pradeep, K "Design and implementation of H/W efficient Multiplier: Reversible logic gate approach", 2015 International Conference on Communications and Signal Processing (ICCSP) , 2-4 April 2015, Pages 1660—1664 ISBN:978-1-4799-8081-9, DOI: 10.1109/ICCSP.2015.7322800. <https://ieeexplore.ieee.org/abstract/document/7322800>
  67. Klavakolanu, S. R.Sastry;Raju, M. Kamaraju;Noorbasha, Fazal;Kanth, B. Raghu "A review report on low power VLSI systems analysis and modelling techniques" International Conference on Signal Processing and Communication Engineering Systems - Proceedings of SPACES 2015, in Association with IEEE, Volume , Year 2015, Pages 142-146.
  68. Ch.S.DayaAdarsh, T.Venkata Lakshmi, M.Kamaraju "Implementation and Comparative Analysis of Double Gate Low Power Multiplexers Using Dynamic Logic Styles", International Conference on Electronics, Communication and Aerospace Technology, ICECA 2017, IEEE Xplorer April 2018, DOI:10.1109/ICECA.2017.8212825.
  69. R.ChandraSekhar, M.Kamaraju, M.V.Sai Ram, G.Tirumala Rao, " PAPR Reduction using the Combination of Precoding with Mu-Law Companding Technique for MIMO-OFDM Systems", IEEE International Conference on Communication and Signal Processing (ICCSP), April 2015.
  70. M.Kamaraju, S.V.Kishore "Design and realization of CMOS circuits using dual integrated technique to reduce power dissipation", IEEE International conference on

Signal Processing and Communication Engineering Systems (SPACES), K.L University, Guntur, pp:112-117, Jan-2015.

71. M.Kamaraju, P.Anil Kumar, "Wireless fingerprint attendance management system" Proc.of IEEE International conference on Electrical, Computer and Communication Technologies (ICECCT), Coimbatore, ISBN:978-1-4799, PP:1-6, March, 2015.
72. B. Rajasekhar, M. Kamaraju, V. Sumalath, "FPGA Based Emotions Recognition from Speech Signals", IEEE sponsored 3rd International Conference on Biosignals, Images and Instrumentation organized by S.S.N. College of Engineering, Chennai during Mar 16-18, 2017.
73. M. Kamaraju; N. Sambamurthy, "FPGA implementation of multiprocessor core Architecture for Embedded Concurrent Computing," Proc.of Fourth International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom2012), IEEE Xplore: 20 April 2015, Electronic ISBN:978-1-84919-929-2, DOI: 10.1049/cp.2012.2491, Publisher: IET, pp
74. T. Subhashini, M. Kamaraju, and K. Babulu, "FPGA-Based 128-Bit RISC Processor Using Pipelining," Springer Nature Singapore Pte Ltd. 2023), Advances in Signal Processing, Embedded Systems and IoT, Lecture Notes in Electrical Engineering 992, [https://doi.org/10.1007/978-981-19-8865-3\\_2](https://doi.org/10.1007/978-981-19-8865-3_2), 2023. pp 11-25
75. T. Subhashini, M. Kamaraju, and K. Babulu, "Design and analysis of multiple port memory architecture for low power applications", IEEE conference publication, 2018
76. Priyadarshini V, Dr.M.Kamaraju, Dr.U.V.Ratna Kumari, "A survey on MIPS RISC Processors", Presented a paper "International Conference on Digital Transformation: A strategic approach towards Sustainable Development (ICDTS-2022)" On 11th – 12th February 2022 Organized by Institute of Management Education Research and Training (IMERT), Pune, Maharashtra.

#### **BOOK CHAPTER PUBLISHED:**

1. Book chapter titled "Artificial Intelligence in Data Mining-Theories and Applications: Chapter 4 : Heuristic methods for data clustering" authored by Dr.B.Rajasekhar, Dr.M.Kamaraju, Dr.V.Sumalatha and Published by Elsevier , 2021, DOI: <https://doi.org/10.1016/B978-0-12-820601-0.00005-7>, pp 65-86.
2. Book chapter Titled "A Study on Speaker Independent Emotion Recognition from Speech Signals," Chapter 2, Advanced Aspects of Engineering Research Vol. 12, authored by B. Rajasekhar, M. Kamaraju and V. Sumalatha, and published by India: B P International, DOI: 10.9734/bpi/aaer/v12/9383D.

**Scopus Indexed: 56**

**Web of Science Indexed :24**

**PATENT PUBLISHED:07**

1. Patent titled “MULTIMODAL VOICE BASED AUTHENTICATION FRAMEWORK “ filed on 25/2/2021 with Applicant Number:202141007889, Names B Rajasekhar, **M. Kamaraju**, V. Sumalatha and published in the journal of Intellectual Property India (IPR) on 05/03/2021 under Controller General of Patents, Designs and Trade Marks Department of Industrial Policy and Promotion Ministry of Commerce and Industry.
2. Patent titled “DISCRETIZATION METHOD FOR FINDING FAULTS IN ANALOG VLSI CIRCUITS MODELLING AND THEREOF “ filed on 18/2/2021 with Applicant Number: 202141006787, Names M.Kamaraju,T.Subhashini, and published in the journal of Intellectual Property India (IPR) on 26/02/2021 under Controller General of Patents, Designs and Trade Marks Department of Industrial Policy and Promotion Ministry of Commerce and Industry.
3. Patent titled “Desidn of Low power operational Transconductance Amplifier and Filter for ECG Applications “ filed on 18/2/2021 with Applicant Number: 202141006707, Names B.R.B.Jaswanth, V.V.K.D.V.Prasad, M.Kamaraju, and published in the journal of Intellectual Property India (IPR) on 26/02/2021 under Controller General of Patents, Designs and Trade Marks Department of Industrial Policy and Promotion Ministry of Commerce and Industry.
4. Patent titled “Efficient Embedded Programmable architecture Design of multichannel and multi kernel supported vector median filter system“ filed on 14/7/2021 with Applicant Number: 202141031583, Names N.Sambamurthy and M.Kamaraju, and published in the journal of Intellectual Property India (IPR) on 23/07/2021 under Controller General of Patents, Designs and Trade Marks Department of Industrial Policy and Promotion Ministry of Commerce and Industry.
5. Patent titled “Area Delay Power efficient GSA based ALU” filed on 22/11/2021 with Applicant Number: 202141053585A, Names M.Kamaraju, T.Subhashini, K.Babulu and published in the journal of Intellectual Property India (IPR) on 3/12/2021 under Controller General of Patents, Designs and Trade Marks Department of Industrial Policy and Promotion Ministry of Commerce and Industry.
6. Patent Titled ,” A system and Method for E-mail feedback in a trusted network using non deterministic method and tools,” filed on 14/7/2021 with application number 202141031755, M.Kamaraju, L.Thomos Robin son et al. and published in the journal of Intellectual Property India (IPR) on 16/07/2021 under Controller General of Patents, Designs and Trade Marks Department of Industrial Policy and Promotion Ministry of Commerce and Industry.
7. Patent titled “Discretization Method for finding faults in Analog VLSI circuits Modelling and thereof” filed on 18/02/2021 with Applicant Number: 202141006787A, Names M.Kamaraju, T.Subhashini, and published in the journal of Intellectual Property India (IPR) on 26/2/2021.

**PATENT GRANTED:03**

1. Patent titled “INTELLIGENT CUSTOMER CARE CENTER “ filed on 27/12/2019 with Applicant Names B Rajasekhar, M. Kamaraju, V. Sumalatha and published in the journal of Intellectual Property India (IPR) on 10/01/2020 under Controller General of Patents, Designs and Trade Marks Department of Industrial Policy and Promotion Ministry of Commerce and Industry and patent granted on 12-04-2022 with patent number 394705 and application number : 201941054213 with effect from 27-12-2019.
2. Patent titled “AUTOMATIC CLOG REMOVABLE SINK“ filed on 24/11/2022 with Applicant Names B Rajasekhar, M. Kamaraju, V. Sumalatha and published in the journal of Intellectual Property India (IPR) under Controller General of Patents, Designs and Trade Marks Department of Industrial Policy and Promotion Ministry of Commerce and Industry and patent granted on 21-08-2023 with patent number 446184 and application number : 202241067565 with effect from 21-08-2023.
3. Patent titled “EFFICIENT EMBEDDED PROGRAMMABLE ARCHITECTURE DESIGN OF MULTI CHANNEL AND MULTI KERNEL SUPPORTED VECTORED MEDIAN FILTER SYSTEM” filed on 14/07/2021 with Applicant Names M. Kamaraju, Nanduri sambamurthy and published in the journal of Intellectual Property India (IPR) under Controller General of Patents, Designs and Trade Marks Department of Industrial Policy and Promotion Ministry of Commerce and Industry and patent granted on 25-11-2024 with patent number 554936 and application number : 202141031583 with effect from 25-11-2024.

#### **SHORT TERM COURSES/CONFERENCES/WORKSHOPS ATTENDED:96**

1. A Three day state wide workshop on “Microcontrollers: The technology of Tomorrow” conducted by M.J.C.E.T, Hyderabad during 15-17 November 2001.
2. A Two week course on “Advanced Microprocessors” conducted by Intel & JNTU, Hyderabad during 3-13, December 2002
3. One day workshop on “Embedded System Design” conducted by IETE, Vijayawada on 3<sup>rd</sup> February 2002
4. Attended Quality Improvement program on “Instructional Design and Delivery” conducted by Technical Teachers Training Institute (TTTI) Chennai during 21-26, April 2003 at Gudlavalleru Engineering College, Gudlavalleru
5. Training program on “Embedded Systems” conducted by ESCI, Hyderabad during 28-29 November 2003.
6. Attended One week refresher course Course on “VLSI DESIGN & EMBEDDED SYSTEMS” at JNTU, Hyderabad conducted by Academic Staff College, JNTU, Kukatpally, Hyderabad during 25-30 October 2004.
7. Attended 18<sup>th</sup> International conference on “VLSI Design & 4<sup>th</sup> International Conference on Embedded System, conducted by VLSI Society of India, during 3-7 January 2005. (6<sup>th</sup> & 7<sup>th</sup> January 2005)
8. Attended Training/Technical discussions at Qualcomm Logic Ltd., Hyderabad during 6 – 7<sup>th</sup> September 2005.

9. Attended 19<sup>th</sup> International conference on VLSI design & 5<sup>th</sup> International conference on Embedded national systems, at Taj Krishna, Hyderabad during 3 – 7 January 2006 as a Fellow Ship Awardees Candidate.
10. Presented a paper titled “Low Power ALU for high performance Systems” at National Conference on advanced communication technology during 8-9 December 2006 organised by A.U.College of Engineering, Andhra University, Visakhapatnam,
11. Attended and presented paper, “Embedded System for Remote Control Observation” Zonal Seminar on Emerging and Converging Communication Technologies (SECT-07), A.U.College of Engineering, Visakhapatnam, during 10<sup>th</sup>& 11<sup>th</sup> February 2007.
12. Attended National Conference MASCOT-07, at Government College of Engineering, Salem, Tamilnadu, during 1-2 March 2007.
13. Attended and Presented a paper “Programmable Digital Clock Generator (PDCG) for Low Power Microcontroller” at National Conference (NC emerge’07), JNTU, Anantapur during 23<sup>rd</sup> June 2007.
14. Attended as Fellow Candidate in 21<sup>st</sup> International Conference on VLSI Design & 7<sup>th</sup> International Conference on Embedded Systems, at HICC, Hyderabad during 4 – 8 January 2008.
15. Attended and presented a paper a paper titled “Low Power Embedded Chip (LPEC 16) for Multiple Sensor Application” at National Conference during 24 -26 November 2008 organised by Electrical and Electronics Engineering Department, Gudlavalleru Engineering College, Gudlavalleru.
16. Attended and presented a paper titled “Embedded System for Electrical Sub-station” at National Conference during 24 -26 November 2008 organized by Electrical and Electronics Engineering Department, Gudlavalleru Engineering College, Gudlavalleru.
17. Presented a paper “Remote Observation & control system for military surveillance” at International Conference, ICOICT-2009 at SCT College of Engineering, Trivandrum during 26 - 27 February 2009.
18. Presented a paper “Low Power Programmable Embedded Controller” at International Conference, ICOICT-2009 at SCT College of Engineering, Trivandrum during 26 - 27 February 2009.urrent Trends in Biometrics” during 2-14, November, 2009 at GEC
19. Presented a paper titled “Design of Frame Synchronizer Using Verilog HDL” at National Conference Advances in Signal Processing (NCASP-09) during 20-21 November 2009 jointly organised by Dept. of Electronics and Communication Engineering, College of Engineering(Autonomous), Andhra University, Visakhapatnam, Blekinge Institute of Technology, Sweden & IETE, Visakhapatnam Centre
20. Presented a paper titled “FPGA Implementation of Digital Time slot Interchanger (DTSI)” at National Conference Advances in Signal Processing (NCASP-09) during 20-21 November 2009 jointly organised by Dept.of Electronics and Communication Engineering, College of Engineering(Autonomous), Andhra University, Visakhapatnam, Blekinge Institute of Technology, Sweden & IETE, Visakhapatnam Centre.
21. Presented a paper titled “Role of visual aids in Teaching and Learning Process” at ISTE Fourth Annual Convention and Awards Function during 21-22 November 2009 organised by Gudlavalleru Engineering College, Gudlavalleru proceedings page No.126-130.

22. Presented a paper titled “A Clock gating circuit for GALS System” at 1<sup>st</sup> International Conference. SPVL-2010 at Gurunanak Engineering College, Ibrahimpatnam, Hyderabad during 11 -13 June 2010.
23. Attended one day interactive session on “Centre of excellence (VLSI): Mentor Graphics” at CoreEL Technologies, Hyderabad office with Mentor Graphics, Vice-President, USA on 27<sup>th</sup> September 2010.
24. Attended as Judge of KIET FEST’10 at KIET, Kakinada for Paper & Creative poster making contest on 24<sup>th</sup> September 2010.
25. Attended one day interactive session on “Centre of excellence (VLSI): Mentor Graphics” at CoreEL Technologies, Hyderabad office with Mentor Graphics, Vice-President, USA on 27<sup>th</sup> September 2010.
26. Presented a paper entitled “Vehicle Navigation System using ARM Processors” in International Conference on VLSI & Signal Processing organized by ICVNSP -2011, Thailand, Hong kong during 27<sup>th</sup> – 28<sup>th</sup> May 2011.
27. Acted as Chief Guest to the inauguration of ECE students Association “e-cratz” at Usha Rama College of Engineering, Telaproluon 2<sup>nd</sup> April 2011.
28. One day visit to Efftronics as a part of Industry Institute Interaction.
29. Presented a technical paper titled “a Novel implementation of Application specific Instruction set processor” co authored by Dr.K.Lal Kishore and Dr.A.V.N.Tilak at International Conference on Computer, Electrical, and Systems Sciences, and Engineering (ICESSE 2011), Paris, France during 14-16 Nov 2011 and received appreciation certificate from the conference chair.
30. Presented a technical paper titled “FPGA Implementation of Instruction Set Architecture (ISA) Core for Serial Data Packetization” at 2<sup>nd</sup> International Conference on Computer Science and Information Technology (CSIT 2011), New Delhi, during 06<sup>th</sup>-07<sup>th</sup>, November, 2011.
31. Presented a paper titled “An Intelligent Embedded System for Distributed Electrical Appliances (IESDEA)” at National Conference on Emerging Technologies in Electronics and communications (NCETEC-2K11) Odalarevu, during 3-4 December 2011
32. Presented a Paper at National Conference on Advances in Communication Technologies (NCACT’12) held at GITAM University Vizag during 9-10 January 2012.
33. Presented a Paper at National Conference SANKETA -2012 on “ Emerging Trends in Communications & Signal Processing Techniques” held at SVUniversity Tirupati on 21<sup>st</sup> January 2012.
34. Participated Conference on Advances in Communication , Navigation & Computer Networks (ACNCN -2012) held at Andhra University during 17-18 March 2012
35. Participated a Two day ISTE workshop on Aakash for Education , conducted by IIT Bombay during 10-11 November 2012
36. Presented a paper titled “A Novel Implementation of 32-bit VLIW-MISC Processor on FPGA” at International Conference on Electrical Engineering and Computer Science ICEECS held at Singapore on 5<sup>th</sup> December 2012
37. Presented a paper “A Novel Implementation of 32-bit VLIW-MISC Microprocessor on FPGA” at 3<sup>rd</sup> International Conference on RF and Signal Processing Systems (RSPS-2013), at KL University, 26 – 27 July 2013.



38. Presented a paper “Low Power Instruction Set Architecture for Aircraft Applications using Clock gating Technique “ at 2<sup>nd</sup> International Conference on “ Applied Sciences and Engineering ICASE 2013 held at Hyderabad on 31<sup>st</sup> March 2013
39. Attended Two day training on “ MATLAB, Simulink & Related Tool Boxes for engineering Education during 3-4 April 2013 held at GEC in collaboration with Academy of Design & Architecture.
40. Attended two day National workshop on “ Advanced Signal Processing(NWASP’13)” At AUCOE(autonomous),Dept.of ECE, Andhra University during 30-31<sup>st</sup> August 2013.
41. Attended two week ISTE workshop on “ Analog Electronics” conducted by IIT,Kharagpur during 4<sup>th</sup> – 14<sup>th</sup> June 2013.
42. Attended International Conference RSPS -2013 held at KL University during 26-27 July 2013.
43. Attended A two day National workshop on advances in Signal Processing NWASP- 13 held at Andhra University during 30-31 August 2013.
44. Attended one week refresher course on “ Electronic Devices and Circuits” conducted by Dept.of ECE, Gudlavalleru Engineering College during September 2013.
45. Attended a Two day workshop on “ Issues in Integrated Circuits (ICs) Design” held during 13-14 December 2013 at GEC
46. Attended a one week refresher course on “ Electronic Devices and Circuits “ held at GEC during 23-28 September 2013.
47. Attended A Two Week Workshop on Signals & Systems conducted at Gudlavalleru Engineering College in association with National Mission on Education through I.C.T (M.H.R.D, Government of India) under the governance of IIT, Kharagpur, with the support of Indian Society for Technical Education (ISTE) in on line mode during 2<sup>nd</sup> to -12<sup>th</sup> January 2014.
48. Attended a two day workshop on “ Issues in IC Design” held at Dept. of ECE, Gudlavalleru Engineering College during 13-14 December 2013.
49. Attended three day workshop on “Theory and applications of Intelligent Signal Processing”held at Dept.of ECE, Gudlavalleru Engineering College during 28<sup>th</sup> February – 2 March 2014.
50. Attended international conference on “Innovation and Technology” in the field of science and Technology held at Universiti Teknologi Malaysia, Kuala Lumpur, Malaysia during 13 to 15 June 2015 organized by Malaysian Industrial Development Authority, Institution of Engineers Malaysia, Universiti Teknologi Malaysia, Kuala Lumpur. In this conference, discussed Traffic Control System, e-governance, e-commerce, renewable energy resources, manufacturing policies, role of professional bodies for the Technology Transform and Design & Development issues
51. Attended IEEE International conference on Signal Processing and Communication Engineering SPACES 2015 during 2-3 January 2015 at KL University , AP
52. Attended IEEE International conference on Electrical, Electronics, Signals, Communication and Optimization EESCO-2015 held at Vignans Institute of engineering Technology Signal during 24-25 January 2015.
53. Attended a One day workshop on “ Ultra Low Power Communication Using CC430 Microcontrollers :: Hands on Experience” on 7<sup>th</sup> February 2015 held at GEC

54. Attended 2015 IEEE International conference on Electrical , Computer and Communication Technologies IEEE ICECCT held at SVS College of Engineering , Coimbatore during 5-7 , March 2015.
55. Attended a Two day National Conference on” VLSI Design , Signal Processing, Image Processing Communications & Embedded Systems” held at JNTUK Kakinada during 6-7 November 2015
56. Presented a Technical paper at Springer International Conference on Micro Electronics, Electromagnetic and Tele Communications ICMEET 2015 held at GITAM University during 18-19 December 2015.
57. Attended a Three Days workshop on “Overview on latest Telecom Technologies”, Organized by BSNL Krishna SSA, on 11-13<sup>th</sup> January 2016.
58. Attended aNational Conference on Computing , Electrical Electronics and Sustainable Energy Systems (NCCESES-2016) held at GIET , Rajahmundry during 6-7 October 2016
59. Participated in a Two Week ISTE STTP on “ CMOS , Mixed Signal and Radio Frequency VLSI Design “ conducted by IIT Khargapur from 30<sup>th</sup> Jnauary 2017 to 4<sup>th</sup> February, 2017 with very good grade
60. Attended a 32<sup>nd</sup> National Convention of Electronics and Telecommunication Engineers held at IE9I), Vijayawada during 24-25 October 2016 organized by IE(I) , AP Sate Centre
61. Attended and presented a Paper at 6<sup>th</sup> IEEE International Conference on Communication and Signal Processing at Adhiparasakthi Engineering college, Chennai during 6-8 April 2017.
62. Presented a Paper at International Conference on Electronics , Communication and aerospace Technology (ICECA 2017) held during 20-22 April 2017 at RVS Technical campus , Coimbatore.
63. Attended “Modern Pedagogy workshop” IIEECP Pre certification workshop, organized by Andhrapradesh State Skill Development Corporation, Vijayawada at KLU, Vaddeswarum during 31st July to 2nd August 2017.
64. Attended a two Day National Workshop on” Advances in Electronics and Communication Engineering (AECE-2017) held at Dept.of ECE, JNTUK Kakinada during 26-27 August 2017.
65. Attended National Level Training Program on “Advances in VLSI Design and Embedded Systems” during 06-11-2017 to 07-11-2017 at GEC.
66. Attended and presented a paper , “A Novel Implementation of Mixed ISA on FPGA” at IEEE International Conference on Communication and Signal Processing (ICCSP),Audhiparashakthi Engineering College, Chennai during 6-7 April 2017
67. Attended and Presented a paper “Design and Analysis of Multiple Port Memory Architecture for Low Power Applications”, at IEEE 2018 Conference on Signal Processing and Communication Engineering Systems (SPACES), 2<sup>nd</sup>January 2018.
68. Attended and Presnted a Paper, “ Implementation of Wallace Tree Approach for Data Aggregation in wireless sensor nodes on Zed board” at International Multidisciplinay Conference IMC – 2018 during January 2018 organized by PVPSIT, Vijayawada
69. Attended One Week Faculty Development Programme on “Communications and Signal Processing” during 29th October to 3rd November 2018 organized by Department of

Electronics and Communication Engineering, Gudlavalleru Engineering College, Gudlavalleru

70. Attended Two Day Training Programme on “Design and Development of Digital Circuits using VLSI Tools,” during 6th December 2018 to 7th December 2018 organized by Department of Electronics and Communication Engineering, Gudlavalleru Engineering College, Gudlavalleru
71. Attended one week National level online faculty development program on “Research challenges and Emerging Trends in Electronics and Communication Engineering”, organised by Ramachandra college of Engineering during 27<sup>th</sup> may to 1<sup>st</sup> june 2020.
72. Attended one week international online Knowledge development program on “Challenges And Advancements In The Design Of IOT, VLSI And Embedded Systems: A Researcher View”, organized by Department of Electronics and Communication Engineering of Gudlavalleru Engineering College during 8<sup>th</sup> to 13<sup>th</sup> june 2020.
73. Attended four days Online Course on “Examination Reforms”, organised by All India Council For Technical Education during 22<sup>nd</sup> to 25<sup>th</sup> april 2020.
74. Attended five days Online Certification Program on “Industrial IOT”, organised by Apply Volt during 19<sup>th</sup> to 23<sup>rd</sup> may 2020.
75. Participated in Global National Webinar Series on “Cyber Security”, organised by Department of Computer Science and Engineering, JNTUK University College of Engineering, Vizianagaram during 20<sup>th</sup> to 26<sup>th</sup> June 2020.
76. Attended a webinar on” Impact of Covid in Engineering Education and Way Forward”, organised by ISTE chapter,Gudlavalleru Engineering College on 9<sup>th</sup> june 2020.
77. Attended a webinar on “Radio frequency Measurements for cellular and wireless Communication Systems”, organised by Department of Electronics and Communication Engineering, Gudlavalleru Engineering College on 25<sup>th</sup> may 2020.
78. Attended A National level on line Faculty Development Program on Research challenges and Emerging Trends in ECE organized by Dept.of ECE, Sri Ramachandra College of Engineering during 7<sup>th</sup> May 2020 to 1<sup>st</sup> June 2020.
79. Attended webinar on “ Impact of COVID in Engineering Education & Way forward “ organized by ISTE Chapter, GEC on 9<sup>th</sup> June 2020.
80. Attended 5 days on line certification Program on Industrial IoT held from 19<sup>th</sup> to 23<sup>rd</sup> of May 2020 organized by Apply Volt Company.
81. Attended AICTE STTP Phase I on “ Block Chain Architecture and Use cases” during 10-8-2020 to 15-8-2020 organized by Dept.of ECE , GEC.
82. Attended AICTE STTP Phase II on “ Block Chain Architecture and Use cases” during 17-8-2020 to 22-8-2020 organized by Dept.of ECE , GEC.
83. Attended AICTE STTP Phase III on “ Block Chain Architecture and Use cases” during 24-8-2020 to 29-8-2020 organized by Dept.of ECE , GEC.
84. Attended on line ICT Academy Virtual Book Launch of “Future of Higher Education- Nine Mega Trends “ on 20<sup>th</sup> June 2020 organized by ICT Academy.
85. Attended AICTE 4 days on line course on Examination Reforms “ conducted during 22-25 April 2020 organized by AICTE.
86. Participated a webinar on “ Project Management Body of Knowledge on 4<sup>th</sup> May 2020 organized by LBRCE, Mylavaram.

87. Participated Two week on line faculty Development Program on “ Embedded UVM open source Emulation & Functional Verification” jointly organized by Electronics and ICT Academies & IIT, Guwahati held from 13-24 July 2020.

88. Participated in the webinar “ Effective ways of Writing research Article” organized by SRM University –AP held on 25<sup>th</sup> Jul 2020.

89. Participated in the “Five Series Webinar on Introduction to Radar Systems” held during:

- Webinar-1: Basics of radar systems- 04-06, September, 2020.

- Webinar-2: Radar Detection Fundamentals- 11- 13, September, 2020

- Webinar-3: Matched filter, pulse compression and ambiguity function- 19-21, September, 2020

- Webinar 4: Frequency coded and phase coded radar waveforms- 25-27, September, 2020

- Webinar-5: Signal models and radar data acquisition- 02-04, October, 2020

Organized by NITK STEP National Institute of Technology Karnataka, Surathkal, Mangalore – 575025, Jointly with Sri Shasha Prayathi Technologies Pvt. Ltd. Bangalore

90. Attended three day Higher Education Conclave 2020, organized by organized by IEEE Guntur Sub Section in collaboration with IEEE Education Society Chapter, Hyderabad Section during October 15th-17th,2020.

91. Attended one day IEEE conference leadership training cum workshop Titled “IEEE region 10 Panel of conference organizers (POCO) held on 10th October 2020 organized by IEEE vizag Bay section in association with IEEE region 10.

92. Attended “Five day Innovation Series on Patent Search and filing” during 16th-20th February 2021, organized by Andhra University & Turnip innovations through on line.

93. Attended Parjanya 2021 during 24-25 July 2021 organized by IEEE Hyderabad section

94. Attended 2<sup>nd</sup> IEEE workshop on “Advances in Nanophotonic Devices and sensors” during 4-8 October 2021 organized by NIT suratkal

95. Participated in a two - weeks Online Joint Faculty Development Programme on “IoT & Applications (Smart Systems)” jointly organised by Electronics and ICT Academies held from 14 - 25 February, 2022 under the “Scheme of financial assistance for setting up of Electronics and ICT Academies” of the Ministry of Electronics and Information Technology (MeitY), Government of India.

96. Participated in One Week Refresher Course on “Microcontrollers and Embedded Systems” organized by Department of Electronics and Communication Engineering, , Seshadri Rao Gudlavalleru Engineering College during 9 th January – 13th January 2024

#### **WORKSHOPS/PAPER CONTEST/COURSES/CONFERENCES ORGANIZED: 50**

1. One week course on “Instructional Design and Delivery” at Gudlavalleru Engineering College, as Chief Co-ordinator during

2. Two-day “National Level Student Technical Paper Contest GENECES-2K3 as a convener during 19-20 December 2003 held at Gudlavalleru Engineering College, Gudlavalleru.

3. Organized one day seminar on MEMS in the eve of Engineers day celebrations on behalf of ISTE student chapter, Gudlavalleru Engineering College, 2004.

4. A Five Day workshop on “DSP Processors” as a program co-ordinator at GEC, Gudlavalleru during 22-26 September 2005.

5. A two-day workshop on "VLSI Design" organized by Dept. of ECE, IEEE student chapter during 9-10 February 2007 as Chief Co-ordinator at GEC, Gudlavalleru.
6. A two day workshop on "Verilog Programming and Implementation" during 27-28 October 2007, organized by Dept. of ECE and IEEE student branch of Gudlavalleru Engineering College as Chief Co-ordinator.
7. A one-day "National Level Student Technical Paper Contest GENECES-2K9 on a convener during December 2009 held at GEC, Gudlavalleru.
8. Five day training program on "MENTOR GRAPHICS(FRONT END & BACK END ) and XILINX TOOLS" organized by Dept.of ECE in association with IETE, Vijayawada centre during 13-17, September 2010.
9. A Three Day Workshop on "VLSI Design Using EDA Tools" conducted by Dept. of ECE, Gudlavalleru Engineering College, during 2-4 December 2010 as Chief Co-ordinator
10. A one-day "National Level Student Technical Paper Contest GENECES-2K10as a convener during December 2010 held at GEC, Gudlavalleru as part of GECFEST.
11. One day workshop on "Analog, Digital, Mixed Signal VLSI Design" organized by Dept. of ECE, ISTE Student Chapter of Gudlavalleru Engineering College, on 15<sup>th</sup> October 2011, as Co-ordinator.
12. One week Refresher Course on "Pulse and Digital Circuits: Theory and Lab Practice" conducted by Dept. of ECE, Gudlavalleru Engineering College, during 21-26 November 2011 as Chief Co-ordinator.
13. National Conference on "VLSI, Signal Processing and Communication" VSCOM'12 organized by Dept. of ECE, Vignan Institute of Technology, Vignan University, Guntur during 10-11 February 2012 at a Program Committee Member.
14. A one-day "National Level Student Technical Paper Contest GENECES-2K12as a convener during February 2012 held at GEC, Gudlavalleru as part of GECFEST
15. Faculty Development program on " VLSI and Embedded System Design" organized by Dept.ofECE and IETE, Vijayawada centre at Gudlavalleru engineering College during 7-8 July 2012 as Chief coordinator
16. A two day workshop on "Microwave Engineering Concepts and Lab Practice" organized by dept. of ECE, Gudlavalleru Engineering College during 9-10 June 2012 as Chief coordinator.
17. Faculty development program on " VLSI and Embedded System Design" organized by Dept.of ECE in association with IETE, Vijayawada centre during 7-8 July 2012 as chief coordinator
18. A two day workshop on "Digital Image Processing and Lab Practice" organized by dept. of ECE, in association with ISF, Gudlavalleru Engineering College during 27-28 July 2012 as Chief coordinator.
19. A two day workshop on "PCB Design of Electronic Circuits (Hands on experience) " organized by dept. of ECE, in Association with ECSAt,Gudlavalleru Engineering College during6-7August 2012 as Chief coordinator.
20. Presented a paper entitled "Implementation of Low Power Frame Synchronizer and code Group Detector for 3G Asynchronous W-CDMA system on FPGA" International Journal of VLSI & Signal Processing Applications, Vol.2, Issue.5, ISSN 2231-3133, pp:403-408
21. Attended Board of Studies (BOS) meeting at JNTUK, Kakinada as a Member of BOS (ECE) during 8 – 10 March 2013.
22. Attended International Conference on Advanced Engineering & Technology(ICACSIT), Chennai on 10<sup>th</sup> March 2013 and presented a paper titled "Review of Embedded Web Server Based on DAC System", PP:162-165.
23. A two day training Programme on "*MATLAB & ITS TOOLBOXES*" was organized by ECE and EEE departments on 3<sup>rd</sup> and 4<sup>th</sup> April 2013.

24. A Three –day Workshop was organized “VLSI Design”, during 8 -10 February 2013, 600 participants are benefitted by this workshop.
25. GENECES-2013 A technical paper contest was conducted on 1<sup>st</sup> March 213 for which a total of 200 technical papers are received from various college throughout the state.
26. A two day training program on Embedded System Design using ARM processor during 2-3 July 2013 at Gudlavalleru Engineering College.
27. A two day workshop on “ Issues in IC design” for the faculty during 13-14 december 2013 at Gudlavalleru Engineering College.
28. A National level technical two day workshop entitled “Embedded System Development”is organized on 30-12-2013 & 31-12-2013 respectively by the ECE department, in association with the VLSI & Embedded System Research group, in the premises of Gudlavalleru Engineering College, Gudlavalleru.
29. 5 – day training program on Designing of Digital Circuits using Mentor Graphics Tools for the faculty, B.Tech and M.Tech students during 21-22 January 2014 at Gudlavalleru Engineering College.
30. Three day training program on “Design and Development of sensor based applications using Microcontrollers” for the III and IV B.Tech students during 4-6 February 2014 at Gudlavalleru Engineering College.
31. Three day workshop on “Theory and applications of Intelligent Signal Processing”held at Dept.of ECE, Gudlavalleru Engineering College during 28<sup>th</sup> February – 2 March 2014.
32. National Conference (NCIET 2013) for the faculty during 27-28 December 2013 at Gudlavalleru Engineering College campus as Convener
33. A One week Faculty Development Program on “ Development of Wireless Sensor Networks using Network simulator – Hands on Experience during 1-5 December 2015 at GEC
34. Coordinated three day workshop on “ Over on Latest Telecom Technologies during 11-13 January 2016 held at BSNL Vijayawada coordination with GEC
35. A Three day workshop on” Swarm Intelligence Techniques –Applications to signal processing held on 5-7 February 2016 at GEC
36. A one day Workshop on “ Curriculum Inputs” at GEC on 7<sup>th</sup> August 2016.
37. A one day Workshop on “Curriculum Design: Introduction to Cognitive Internet of Things (IoT)” at GEC on 3<sup>rd</sup> August 2016
38. A Two day Staff Training Program on “ Simulation of Linear & Digital Integrated Circuits , Microprocessor based applications using NI Multisim” held during 4-5 November 2016.
39. One week Faculty Development program on “ Hands on Experience in Signal Processing Applications “ held during 7-12 November 2016.
40. A one day workshop on “ Intelligent world connected together : Internet of Things on 6<sup>th</sup> September 2016 at GEC
41. A five day workshop on “VERILOG Programming: Hands on experience” On 3<sup>rd</sup> – 7<sup>th</sup> August 2016
42. A two day workshop on “Ethical Hacking & Cyber Security on 28-29<sup>th</sup> December 2016 at GEC
43. A Two day Training Program on “Mentor Graphic Tools” at GEC during 31<sup>st</sup> August 2017 to 1<sup>st</sup> September 2017
44. A one day Workshop on” Curriculum Design- Bloom’s Taxanomy” at GEC on 3<sup>rd</sup> January 2018.
45. A one day Workshop on” Curriculum Design- Bloom’s Taxanomy- Implementation ” at GEC on 12<sup>th</sup> July 2018.
46. A webinar on “Career Choices in Civil Services” by Dr.Kiranmayi Koppiseti, IRTS who cracked all India Rank of 573 in UPSC organized by Department of Electronics and

Communication Engineering, Gudlavalleru Engineering College on 30<sup>th</sup> June 2020. 185 students participated.

47. A one week International online Knowledge Development Programme on “Challenges and Advancements in the Design of IoT, Embedded and VLSI systems:A Researchers View (CADIEVR-2020)”, organized by Department of Electronics and Communication Engineering, Gudlavalleru Engineering College, Gudlavalleru from 8<sup>th</sup> to 13<sup>th</sup> June 2020 as a convenor .
48. A Webinar on “Introduction to Radio frequency Measurements for Cellular and Wireless Communication Systems” organized by Department of Electronics and Communication Engineering, Gudlavalleru Engineering College on 25<sup>th</sup> May 2020. Dr.Ramakrishna Yellapantula, Senior Member of Technical Staff, Lite Point Corporation, USA is the resource person.A total of 85 participants attended.
49. A webinar on “Edge Node design issues for IoT Applications” on 24<sup>th</sup> August 2021 organized by SRGEC IEEE student chapter
50. A Webinar on “ Test and Verification of VLSI Circuits” on 27<sup>th</sup> September 2021 organized by SRGEC IEEE student chapter

### Technical Activities Organized Under IE(I), APSC, Vijayawada:17

Number of programmes conducted during the year 2015-2016 and 2016-17 ie., October, 2015 to December, 2017. Following are the list of programmes organized by the Vijayawada Local Center/ Andhra Pradesh State Center of IEI

Sl.

No:	Date	Programme	Speaker
01.	09 <sup>th</sup> & 10 <sup>th</sup> October, 2015	All India Workshop on Engineering <b>Techniques on VLSI Architecture Design for Real Time Environment</b>	Organized Jointly by IEI, VJLC and Pace Institute of Technology & Science Ongole – Inaugural and Valedictory Functions.
02.	19.12.2015	Er. Yarlagadda Twelfth Endowment Lecture on <b>Development Mantra for the 21<sup>st</sup> Century : Broad-based Rural Empowerment</b>	Sh. Y Satyanarayana Chowdary, Hon’ ble Minister of State for Science & Technology & Earth Sciences, Govt. of India.
03.	03.03.2016	<b>XIV Irrigation Day Celebrations</b> (in commemoration of 90 <sup>th</sup> Birthday of Dr. K Sreeramakrishnaiah)	Chief Guest : <b>Sh. Nara Chandra Babu Naidu, Hon’ble Chief Minister of AP</b> Installed the statue of Dr. K Srirama – Krishnaiah in the IEI Premises by the Chief Minister of Andhra Pradesh.
04.	22.04.2016	<b>World Earth Day – 2016(Pudamiki Pacchadanam – Jaatiki Sowbhagam)</b>	Shri Angatha Prasada Rao, OSD to Hon’ble Irrigation Minister, Govt. of AP
05.	06.06.2016	<b>World Environment Day – 2016 One-day Workshop on Environ-</b>	Prof. V SS Kumar, FIE, VC, JNTUK Sh. A Satyanarayana, Retd. Director of

	<b>mental Challenges and Illegal Trade</b>	Extension, Acharya NG Ranga Agricultural University, Andhra Pradesh
5. 15.07.2016	<b>115<sup>th</sup> Birthday of Padmabhusan Dr. KL Rao, Hon. Life FIE Water Resources Development and Interlinking of Water – Remote Sensing &amp; GIS Technologies.</b>	Dr. K Radhakrishnamraju, Ph.D., Executive Director, Remote Sensing Applications, Hyderabad
6. 24 – 25, October, 2016	<b>Thirty Second National Convention of Electronics &amp; Telecommunication Engineers and National Seminar on Intelligent System for More Connected World : Internet of Things</b>	Inauguration Chief Guest : Sh. Gadde Rama Mohan Rao, MLA (East), VJA Valedictory Chief Guest : Sh Kodela Siva Prasada Rao, Hon'ble Speaker - Legislative Assembly, Govt. of AP
7. 12.11.2016	<b>Er. Yarlagadda Sreeramulu Thirteenth Endowment Lecture on Andhra Pradesh – on Way to Prosperity</b>	Sh. Satya Prakash Tucker, IAS, Chief Secretary to Govt. of Andhra Pradesh
8. 03.03.2017	<b>XVth Irrigation Day – 2017 Celebrations</b> (In commemoration of 91 <sup>st</sup> Birthday of Dr. K Sreeramakrishnaiah)	Organized Jointly by IEI, APSC Govt. of Andhra Pradesh and Dr. KSSSS, (Water Resources Dept)
9. 05.05.2017	<b>Electricity Safety Day – 2017</b> and Visit of Dr. Narla Tata Rao Thermal Power Station	Chief Guest : Er. M VV Satya-Narayana, CE/Trg. Institute Speaker : Er. M Naga Babu ADE/Dr. NTTPS.
10. 15.05.2017	<b>214<sup>th</sup> Birthday of General Sir Arthur Cotton</b> Engineering Analysis of Polavaram Project	Dr. Kosuru Srinivasa Rao, MIE SE/Irrgn. Circle, Vijayawada
11. 17.05.2017	<b>49<sup>th</sup> World Telecommunication and Information Society Day – 2017</b> <b>BIG DATA FOR BIG IMPACT</b> Organized Jointly by IEI/APSC & IETE, VJA	Chief Guest : K Damodara Rao CGM/Telecom, AP Circle, VJA Speaker : Er. P Kalee Prasad Sr-Engg Asst, Doordarshan
12. 05.06.2017	<b>World Environment Day – 2017</b> <b>Connecting People of Nature</b>	Dr. KV SG Murali Krishna Principal, JNTU College of Engg, Narasaraopet
13. 08.07.2017	<b>Technical Visit to Polavaram Project</b> The Progress of Project and other Technical Issues	Speaker : Er. VS Ramesh Babu Superintending Engineering Head Works Circle
14. 15.07.2017	<b>116<sup>th</sup> Birthday of Padmabhusan Dr. KL Rao, Hon. Life FIE</b> <b>One-day Workshop on Polavaram Project - Vision to Execution</b>	Er. S Nageswara Rao, M.Tech Executive Engineer (Retd) Polavaram Irrigation National Project, Rajahmundry.
15. 04.09.2017	<b>Popular Lecture</b> on Application of Microwave	Dr. Raghupartruni Bhima Rao



	Energy in Food Processing to Minerals, Metallurgical and Materials Processing	Imm. Past Chairman, IEI Odisha State Center
16. 15.09.2017	<b>50<sup>th</sup> Engineers' Day Celebrations – 2017</b> (In commemoration of 157 <sup>th</sup> Birthday of Bharat Ratna Sir Mokshagundam Visvesvaraya) <b>Role of Engineers in a Developing India</b>	Chief Guest : Dr. G VS Raju Adviser to Chairperson, Amara-Vathi Development Corporation Ltd, Vijayawada. Speaker : Er. D Rama Krishna Former Chairman, IEI, VJA.
17. 10.11.2017	<b>Er. Yarlagadda Sreeramulu Fourteenth Endowment Lecture</b> <b>Affordable Housing is a Public Good</b>	Chief Guest & Speaker <b>Dr. Jagan A. Shah</b> Director, National Institute of Urban Affairs, New Delhi.

## GUEST LECTURES :51

1. Delivered guest lecture on “8085 microprocessor & its System Training” to the III & IV B.Tech. students of CSE, organized by COMITY, CSE students association during July 2002.
2. Delivered lectures at Two day Workshop on “VLSI Design”, organized by IETE, Tirupati during 14-15 July 2007.
3. Delivered seminar on “8086 Microprocessors and Applications” for the III and IV B.Tech. EEE students, organized by ESCON, Dept. of EEE, Gudlavalleru Engineering College during 2007.
4. Delivered lecture on “Xilinx Design flow & lab Implementation” at one day workshop on “Verilog Programming and Implementation” organized by Dept. of ECE, Gudlavalleru Engineering College, during 27-28 October 2007.
5. Delivered lecture on “Teaching, Learning-Visual Aids” at 3 day workshop on “Pedagogy” organized by Dept. of MBA, Gudlavalleru Engineering College, during March 2008.
6. Delivered a lecture on “Embedded Systems: A future world” at Department of Electronics VSR Govt. Degree College, Movva, Krishna Dt. on 25-10-2008.
7. Delivered lecture on “Embedded Systems: The Future Scenario” at VSR Govt. Degree & PG College, Movva, during 25<sup>th</sup> October 2008.
8. Delivered a Seminar talk on ”Protecting Children in Cyber Space” on the occasion of 41<sup>st</sup> World Telecommunication and Information Society Day 17<sup>th</sup> May 2009, organized by IETE & IEI Vijayawada Centre, Vijayawada.
9. Delivered lecture on “Embedded Systems” at Usharama College of Engineering & Technology during inauguration of ECE Students Association on 2<sup>nd</sup> April 2010.
10. Delivered lecture on “8086 Microprocessor Microcontrollers :: Programming and Interfacing” at State Level 2 day training program for lab technicians on “Microprocessors Theory and Lab Practice” organized by Dept. of ECE, Gudlavalleru Engineering College during 26-27 November 2010.
11. Delivered a Seminar talk on ”Low Power VLSI: A View” at Swarnandhra College of Engineering & Technology, Narasapur, during January 2010.

12. Delivered a talk on "How to present a technical PPT. in better way" on 11<sup>th</sup> August 2010, on the occasion of Non-technical paper contest at Gudlavalleru Engineering College, Gudlavalleru.
13. Delivered a talk on "Embedded Systems: A Design Approach" on 2<sup>nd</sup> April 2011 at Usha Rama College of Engineering, Telaprolu
14. Delivered lectures on " i) VLSI Design Styles ii) Xilinx FPGA design during November 2011, one day workshop on" Digital, Analog and Mixed signal VLSI Design" organized by Dept. of ECE, Gudlavalleru Engineering College
15. Delivered a research oriented lectures on i) Advanced VLSI Design: a low power prospective ii) FPGA, ASIC and SoC design styles iii) Design of Application specific Instruction set Processor iv) Practical session of Various reports generation using Xilinx software at National workshop titled " VLSI design and Testing" on the following sessions during 3<sup>rd</sup> December 2011, conducted by Viswodaya Institute of Technology & Science, Kavali-524 201
16. Delivered lectures on i) Low power VLSI Design ii) Embedded Systems at Faculty Development program on " VLSI and Embedded System Design" during 7-8 July 2012, conducted by Dept.of ECE, Gudlavalleru Engineering College in association with IETE, Vijayawada centre.
17. Delivered seminars on i) Embedded Systems and design ii ) 8051 Microcontrollers and its applications at Vignan Lara Institute of Technology, Vadlamudi students of IV B.Tech ECE & IT during 11<sup>th</sup> July 2012.
18. Delivered a seminar on "Microprocessors and Microcontrollers : Recent trends and Applications" to the IV B.Tech students (ECE and CSE) of Amrita sai institute of science and technology, kanvhikacherla, Vijayawada on 21<sup>st</sup> July 2012 (FN).
19. Delivered a Talk on " VLSI Technolgy" to the students of III & IV B.Tech (ECE) students of Layola Institute of Engineering and Technology, Vijayawada on 21<sup>st</sup> July 2012 (AN)
20. Delivered a guest lecture on " Embedded System: challenges" on the occasion of 45<sup>th</sup> Engineers day celebrations at IETE, Vijayawada centre on 15<sup>th</sup> September 2012.
21. Delivered a talk on " Role of IETE student members and contribution towards research", on the occasion of Inauguration IETE Student Forum at VKNB Engineering College, Gudivada on 14<sup>th</sup> September 2012.
22. As a Chairman of IETE Vijayawada Centre inaugurated ISF at SRK Institute of Engineering & Technology, Vijayawada on 5<sup>th</sup> January 2013 as a Chief Guest of Inaugural Function.
23. Delivered guest lecture on "Microprocessors & Microcontrollers: Embedded Systems" to the II & III B.Tech students of ECE at SRK Institute of Engineering & Technology on 5<sup>th</sup> January 2013.
24. Attend as Chief Guest in the inaugurate function of IETE student forum at Nova College of Engineering & Technology, Vijayawada on 3<sup>rd</sup> January 2013.
25. Acted as Chief Guest in inauguration of M Tech VLSI& Embedded Systems at Universal College of Engineering, Guntur on 19<sup>th</sup> December 2012.
26. Delivered a Talk on "Recent trends on low power VLSI" at Universal College of Engineering, Guntur on 19<sup>th</sup> December 2012.
27. Acted as Chief Guest in ISF at VignanNerulla College of Engineering, Guntur on 2<sup>nd</sup> December 2012.
28. As a chairman of IETE Vijayawada Centre Inaugurate IETE Student Forum (ISF) at Tirumala Engineering College, Narasaraopet and delivered a Guest Lecture on "VLSI" on 6-2-2013.

29. As a Chairman of IETE Vijayawada Centre invite to attend as a Chief Guest for IETE Foundation Day Celebrations at Bapatla Engineering College, Bapatla and delivered a Guest Lecture on "Trends in Low Power VLSI" on 12-2-2013.
30. Delivered a talk on "VLSI Designing" on 22<sup>nd</sup> February 2013 at VKR & VNBAGK Engineering College, Gudivada.
31. Delivered a talk on "Low Power VLSI Design Styles: A view" on 18<sup>th</sup> February 2013 at GayatriVidyaParishad College of Engineering, Madhurawada, Visakhapatnam.
32. Delivered a talk on "Advanced VLSI Design and challenges", on the occasion of Inauguration IETE Student Forum at NRI Institute of Engineering, Agiripalli on 29<sup>th</sup> June 2013
33. Delivered a seminar on "Low Power VLSI Design and Challenges" at Two day national workshop on "VLSI Design and Tools" during 26-27 July 2013 at Kakinada Institute of Engineering & Technology, Korangi.
34. Delivered a guest lecture on "VLSI Design Low Power Challenges" at Dept.of ECE, KLU University on 8<sup>th</sup> January 2014 to the students of III B.Tech ECE.
35. Delivered GATE orientation Lectures on "8085 Microprocessor and Memory design" to the IV B.Tech ECE GATE aspirant students on 6-7 February 2014.
36. Delivered guest lecture on " VLSI Design-Low Power and Dynamic Power Reduction Techniques" at Sasi Institute of Engineering & Technology, Tadepalligudem to the B.Tech students as well faculty of ECE department on 21<sup>st</sup> February 2014.
37. Delivered a guest lecture on "Advanced Embedded Interfacing Methods" at National workshop " Advanced Embedded System Design- 2014" organized by Dept. of EEE & ECM, PVPSiddahrdha Institute of Technology, Vijayawada on 28<sup>th</sup> February 2014 for the faculty of various engineering colleges.
38. Delivered a lecture on "Sensors:Its Applications". Two-Day All India Seminar On "Agricultural And Horticultural Applications Of Unmanned Vehicles For Micro – Farming during 26<sup>th</sup> – 27<sup>th</sup> March, 2015 organized by The Institution of Engineers (India), Vijayawada Local Centre Under the Aegis of Aerospace Engineering Division, IEI In association with Shri Vishnu Engineering College for Women, Bhimavaram & National Design and Research Forum, Bangalore.
39. Delivered a talk on "Low Power VLSI : Challenges & Issues: on the occasion of two day all India Workshop on "Optimizing VLSI Design Architecture for Real time Environment" organized by IE(I) Vijayawada Local Centre and PACE Institute of Technology & Science at PACE Engineering College, Ongole on 10<sup>th</sup> October 2015 and attended workshop during 9-10 October 2015.
40. Delivered a lecture on "Emerging opportunities in Electronics and Communication Fields" at one day workshop on Career Counselling organized by THE HINDU Education Plus, Vijayawada on 2<sup>nd</sup> June 2016.
41. Delivered a lecture on "**Role of Electronics in the development of IOT**", for IV B.Tech ECE Students of KKR & KSR Institute of Technology and Sciences, Guntur on 22<sup>nd</sup> May 2016.
42. Delivered a lecture on "**Challenges and various issues on VLSI Design**", for IV B.Tech ECE Students of A1 Global Institute of Engineering and Technology, Markapur, Prakasam District on 18<sup>th</sup> May 2016.
43. Delivered lecture on "Embedded System Development" at one week refresher course organized by R and D center, Dept.of ECE, GEC during 17-21 November, 2015 for Faculty

44. Delivered invited Talk on “ IoT : Challenged People” & Organized the session as a session chair at IEEE International Conference :SPACES 2018” during 4-5 January 2018, organized by KLEF University & IEEE Hyderabad Section.
45. Delivered a talk on “Embedded Systems and Internet of Things” to the B.Tech Final year students of Department of ECE, NRI Institute of Technology , Agiripalli on 4<sup>th</sup> August 2018.
46. Delivered a talk on “ Engineers: Society – Human Relations” to the B.Tech Second , Third and Final year students of Department of ECE, Dhanekula Institute of Engineering & Technology, Vijayawada on 15<sup>th</sup> September 2018 on the eve of 51<sup>st</sup> Engineers Day Celebrations and attended as Chief guest of the function.
47. Delivered a speech on “ Advances in Engineering & Technology “ to the B.Tech Second and Third year students of Department of ECE, UCEN, JNTUK Narasaraopeta on the occasion of ECETrox Fest Inaugural on 17<sup>th</sup> September 2018 as Chief guest of the function and adjudged the Project Expo Competitions as a Jury Member.
48. Delivered a talk on “ Low Power VLSI Design : Challenges “ at one week National level online faculty development program on “Research challenges and Emerging Trends in Electronics and Communication Engineering”, organised by Ramachandra college of Engineering during 27<sup>th</sup> may to 1<sup>st</sup> June 2020 On 30<sup>th</sup> May 2020.
49. Delivered a talk on "Challenges and advancements in Low Power VLSI Design & Issues in Embedded system Design ” on 16th September 2020 at 1-week National Level online FDP on Recent Advances in VLSI & Embedded Systems (RAVDES -2020)" organized by Micro Electronics Research Group, Dept.of ECE, Koneru Laxmaiah Foundation( Deemed to be University) , Guntur from 14th September to 19th September 2020.
50. Delivered a live webinar on “Importance of professional memberships in Higher Educational institutions” on 1-10-2020, hosted by department Electrical and Electronics Engineering, Presidency University, Karnataka, Bangalore.  
([https://presidencyuniversity.in/live-webinar-on-the-importance-of-professional-memberships-in-higher-education-institutions-on-1st-october-2020/?utm\\_source=rss&utm\\_medium=rss&utm\\_campaign=live-webinar-on-the-importance-of-professional-memberships-in-higher-education-institutions-on-1st-october-2020](https://presidencyuniversity.in/live-webinar-on-the-importance-of-professional-memberships-in-higher-education-institutions-on-1st-october-2020/?utm_source=rss&utm_medium=rss&utm_campaign=live-webinar-on-the-importance-of-professional-memberships-in-higher-education-institutions-on-1st-october-2020))
51. Delivered a talk on “ Introduction to Low Power VLSI Design : A View “ at one week National level online AICTE sponsored Short Term Training Programme (STTP) on FPGA based Digital System Design with HDL (Phase-V)”, organized by the Department of Electronics and Communication Engineering Vel Tech Multi Tech Dr. Rangarajan Dr. Sakunthala Engineering College Avadi, Chennai, Tamilnadu – 600062. during 28th June, 2021 – 3rd July, 2021 on 30<sup>th</sup> June 2021

#### **OTHER CO AND EXTRA CURRICULAR ACTIVITIES**

- |             |   |  |
|-------------|---|--|
| 1996 – 1997 | : | Acted as Sub-editor of the College magazine “JYOTHIRGAMAYI” of SGD & PG College (affiliated to AU) Visakhapatnam.              |
| 2001 -2002  | : | As faculty Advisor for Electronic and Communication Engineering Students Association (ECSAt), Gudlavalleru Engineering College |

- 2002,2003, 2004 : As chapter Advisor for ISTE Student Chapter (AP-20), Gudlavalleru Engineering College, Gudlavalleru.
- 2002-2003 : Co-coordinator, Program Organization Committee, Gudlavalleru Engineering College, Annual Day Celebrations
- 2003 : Convener, 2 –day National Level Student Technical Paper Contest (GENECES-2K3) conducted at Gudlavalleru Engineering College, Gudlavalleru during December 19-20, 2003.
- 2003-2004 : Editorial Board member of News Letter of “Technolight” Published ByGudlavalleru Engineering College, Gudlavalleru
- 2004-2005 : Chief Co-ordinator of “Class Time Table Committee” of GEC
- 2004 – 2011 : Co-ordinator, Stage Decoration Committee, Gudlavalleru Engineering College, Annual Day & GECFEST Celebrations.
- 2005 – Present : Chairman of Class Monitoring Committee (for all ECE Students)
- 2001-2008 : Lab-incharge for Microprocessors & Microcontrollers, ECAD Lab & M.Tech Lab.
- 2008 – Present : Member of advisory committee of ECE Department of swaranandhra college of Engineering &Technology,Narasapur
- 2009 : Convener, 2 day National Level Student Technical Paper Contest (GENECES-2K9) conducted at Gudlavalleru Engineering College, Gudlavalleru during December, 2009.
- 2010 – 2017 : IETE Student Forum (ISF) Advisor of Gudlavalleru Engineering College.
- 2010 – 2012 : Hon. Treasurer of IETE, Vijayawada Centre
- 2012 – 2014 : Chairman of IETE, Vijayawada Centre**
- 2012 – 2014 : Executive Committee member of Institution of Engineers (IE), Vijayawada center
- 2013 – 2016 : BoS, member of UCOE,ECE at JNTUK, Kakinada**  
BoS, member of, ECE at SwarnandhraInstitue of Engineering & Technology, Narasapur
- 2013 : Convener ,National Conference on “Innovations in Engineering and Technology (NCIET-2013)’ held at Gudlavalleru Engineering College, Gudlavalleru, AP, India during 27 – 28 December 2013
- 2014 – 2016 : Chairman of IE(I), Vijayawada Centre, Andhra Pradesh**  
Member, ETDB Division, IE(I), Kolkata  
Chairman, BoS, ECE, Gudlavalleru Engineering College

- 2016 – 2018** : **Chairman of IE(I), AP State Center Vijayawada , Andhra Pradesh ,GB member of ESCI, Hyderabad& National Council Member of IE(I), Kolkata**
- 2016 – 2019** : **Member, Executive Council, JNTUK,Kakinada**
- 2016 – Present : Member, Advisory Board, Dept.of ECE, SVH College of Engineering, Machilipatnam
- 2018 GEC** : **Executive Chair, International Conference (CITAES-18),**

#### **DEPARTMENTAL LABS DEVELOPMENT**

1. Established Microprocessor & Microcontroller Lab fully equipped with computers, Kits & Interfacing Kits, Universal Programmer.
2. Established ECAD Lab equipped with computers & required software Xilinx 7.1i, Altera Quartus 11, Aldec VHDL 6.3, FPGA Express, Matlab, Multisim& Code Composer Studio software and VLSI Kits.
3. Established M.Tech Lab equipped with P-IV computers & required software in 2004
4. Established server monitored LAN environment for microprocessor & microcontrollers, ECAD Lab and PG Lab.
5. Prepared Lab Manuals for Microprocessor & Microcontroller Lab, ECAD Lab and M.Tech VHDL Lab.
6. Under MODROB Scheme, ECAD Lab modernized with new software like Mentor Graphics (HEP-I & HEP-II) Xilinx 13.1i, Virtex-5 development board and lab view installed in the year 2010.
7. Established M.Tech Embedded System laboratory with P-IV computers and embedded kits in 2008.
8. Established A Research Center at Dept of ECE, GEC in the Year of 2014

#### **FUNDS : 03**

1. Granted an amount of Rs.11.5 Lakhs towards modernization of ECAD Laboratory,“coordinator, MODROBS” from AICTE during the year 2009 for the period of two years.
2. Granted an amount of Rs.7.39 Lakhs towards modernization of Microprocessors and Microcontrollers Laboratory, “coordinator, MODROBS” from AICTE during the year 2012 for the period of two years.
3. Ms. D.Ramya Krishna (14481D3807) and Dr. M.Kamaraju received a Research Grant of Rs 95,900/- from R & D Cell, Institution of Engineers (INDIA), Kolkata in April 2016 for the project titled “A Novel Tree Approach for Data Aggregation in Wireless Sensor Nodes”.

#### **Consultancy:**

#### **RESEARCH & DEVELOPMENT:**

4. As Investigator, Internal R & D project titled “Design & Development of intelligence traffic control system and traffic guidance system using IOT”, sanctioned an amount of Rs 70,000/- in the Year 2019 by the GEC authorities, duration of the work : 1 Year
5. As Investigator, submitted a Project, “Development of Intelligence SoC Based Automotive Vehicle Driving Assistive System” to the AICTE under RPS scheme duration of 36 months in the January 2019.

## RESEARCH CONTRIBUTIONS

1. Editorial board member of International Journal of VLSI and Communication Systems for the period 2009 to till date.
2. Reviewer for Easy-Chair Conference System from the year 2008 to till date.
3. Reviewer for IEEE International Conference GICEEE held at Germany
4. Reviewer for IEEE international Conference Scored 2012 to be held at Malaysia
5. Developed Vehicle Navigation System using Microcontroller with the help of googlemaps.
6. Developed “A remote surveillance system for night vision” in consultation with BEL, Machilipatnam.
7. Developed “Intelligent Controlled Electrical Appliances” in an industry in association with Efftronics Ltd., Vijayawada.
8. Developed “Application Specific Instruction Set Processor” for aerospace applications.
9. Developed “Power optimized programmable Embedded Controller, A VLSI Design, as part of research contributions for the Ph.D. Program.
10. Developed “Automatic Traffic Light System based on the traffic Density” as part of B.Tech Project.
11. Developed “Automatic Car Parking system using Microcontroller”.
12. Reviewer for National Conference 1<sup>st</sup> and 2<sup>nd</sup> NCVS Coms’12 at Vignan University 10-11 February 2012 and December 2013.
13. Advisory committee member of 3<sup>rd</sup> International conference on RF & signal processing Systems (RSPS 2013), held at KLU University during 26-27 July 2013.
14. Developed *DSP based Embedded Fingerprint Recognition System in the year 2013*
15. Reviewer for British Journal of mathematics and computer science, UK publishers in the year 2013

## Ph.D GUIDANCE

1.No.of Ph.D scholars guided : 04

- A) Mrs. P.Indira, Assistant Professor of ECE was awarded Ph. D. degree for her thesis entitled “Design and Analysis of VLSI Circuits using Low Power Techniques” by CU Shah University, Gujarat under the guidance of External Supervisor Dr. M. Kamaraju, Professor & Mentor (AS&A), Gudlavalleru Engineering College, Gudlavalleru, and Internal Supervisor Dr. Ved Vyas Dwivedi, Professor, CU Shah University, Gujarat, on 30th June 2020.
- B) Mr. B. Rajasekhar, Associate Professor of ECE was awarded Ph.D degree for his thesis entitle "Implementation and Analysis of Emotion Recognition System for Speech Signals" by JNTUA, Ananthapur under the guidance of Dr. M. Kamaraju, Professor & Mentor(AS&A), Gudlavalleru Engineering College, Gudlavalleru, Co-supervisor Dr. V. Sumalatha, Professor, Director, IP&R, JNTUCEA, JNTUA, Ananthapuram on 24th September 2020.

- C) Mrs.T.Subhashini, Assistant Professor of ECE was awarded Ph.D degree for her thesis entitle "Design and Analysis of Power optimized Hybrid Embedded Controller " by JNTUK, Kakinada under the guidance of Dr. M. Kamaraju, Professor & Mentor(AS&A), Gudlavalleru Engineering College, Gudlavalleru, Co-supervisor Dr. K.Babulu , Professor in ECE , Director (R & D ) & Admissions , JNTU-GV, Vizianagaram on 28th April 2023.
- D) Mr. Rohith Bala Jaswanth, Assistant Professor, IoT dept.was awarded PhD degree for his thesis entitled ,”DESIGN AND PERFORMANCE ISSUES OF CMOS OPERATIONAL TRANSDUCTAINCE AMPLIFIER (OTA) AND FILTER FOR BIOMEDICAL (ECG) SIGNAL APPLICATIONS” by JNTUK, Kakinada under the guidance of Dr.V.V.K.D.V.Prasad, Professor, ECE, Supervisor: Dr.M.Kamaraju, Professor in ECE as a Co Supervisor.On 8<sup>th</sup> May 2023.

2.No.of Ph.D scholars guiding as Supervisor : 05

3. No.of Ph.D scholars guiding as Co-Supervisor : 04

### **PROJECT GUIDANCE**

1.Number of Projects guided for B.Tech Students	:	47
2.Number of Projects guided for M.Tech Students	:	16
3.Number of Mini-Projects (Industry oriented) Guided	:	15

ForB.Tech. Students

### **TEACHING TO GRADUATE CLASSES**

Subjects Handled

1. 8085 Microprocessors
2. Computer Organization
3. Pulse and Digital Circuits-I
4. Digital Logic Design
5. Electronic Devices & Circuits
6. Advanced Microprocessors
7. Switching Theory and Logic Devices
8. Interfacing through Microprocessors
9. Advanced Computer Organization
10. Digital Logic Design
11. Microprocessors & Microcontrollers
12. Microcontroller & Applications
13. Linear IC Applications
14. Digital IC Applications
15. Electronic Instrumentation
16. Microprocessor & Interfacing
17. Embedded and Real Time Systems



18. VLSI Design
19. Principles of VLSI Design
20. Microcontrollers and Embedded Systems

## **TEACHING TO POST GRADUATE CLASSES**

### Subjects Handled

1. Microcomputer System Design
2. Embedded and Real Time Systems
3. Digital System Design
4. VLSI Design
5. Embedded System Design
6. Digital Design using VHDL

## **LABS HANDLED**

1. Interfacing through Microprocessors
2. IC Applications
3. Pulse and Digital Circuits
4. Electronic Devices and Basic Circuits
5. Microprocessors & Microcontrollers
6. Digital Electronics
7. VHDL Programming Lab (M.Tech)
8. ECAD Lab

## **OTHER WORKS OUTSIDE THE WORK PLACE:**

1. Acted as a observer for JNTUK University Examinations
2. Chief Examiner for different subjects at spot valuation centre
3. Conducted Project VIVA VOCE for M.Tech students at JNTUK and JNTU, Anantapur and SVU, Tirupati
4. Asa Examiner for both B.Tech and M.Tech lab examinations
5. Paper setter for Osmania university, SV University, GVPCOE, VSP, VCOE, HYD, AITAM, Tekkali etc
6. Prepared scheme of valuation and Key for JNTUK theory examinations
7. Acted as observer for EAMCET 2006, 2017, 2018
8. Done paper valuation for both UG and PG theory subjects of JNTUK
9. Faced three times NBA committee, visiting to our campus during 2008, 2012 & 2016 (as Head of the department of ECE)
10. Participated in the preparation of syllabuses of ECE Courses, JNTUK during 2012-2014 & 2017-2020 regulations

## **AWARDS: 16**

1. **Awarded “Telugu Vignana Parithoshikam”** for the academic year 1987-88 and 1988-89 by Govt. of Andhra Pradesh.
2. **Best Lecturer Award** of SGD & PG College, Visakhapatnam for the academic year 1996-1997.

3. **Fellowship** for 19<sup>th</sup> International Conference on VLSI Design & 5<sup>th</sup> International Conference on Embedded Systems, at Taj Krishna, Hyderabad during 3-7 January 2006, organized by VSLI Society of India and IEEE.
4. **Fellowship** for 21<sup>st</sup> International Conference on VLSI Design and 7<sup>th</sup> International Conference on Embedded Systems theme: Technology Challenges in the Nano Electronics era. Supported by VLSI Society of India, IEEE Circuits and Systems Society and IEEE Solid State Circuits Society during 4-8 January 2008 held at HICC, Hyderabad.
5. Received **appreciation certificate** from Principal, Management Gudlavalleru Engineering College for the devoted effort and hardwork, during AICTE-NBA, 22-24 February 2008.
6. Received **appreciation certificate** towards research contributions to ICCESSE 2011: International Conference on Computer, Electrical, and Systems Sciences, and Engineering from International Scientific Research and Experimental Development, WASET CHAIR during 14-16 November 2011 held at Paris, France.
7. Received Best B.Tech Project Awards for the academic years 2004-2005, 2005-2006, 2006-2007, 2007-2008, 2010-2011, 2011-2012, 2012-2013, 2014-2015, 2016-2017, & 2017-2018
8. Received **certificate of appreciation** from JNTUK, Kakinada for the Year 2012 on the occasion of 4<sup>th</sup> University formation day 21<sup>st</sup> August 2012.
9. Felicitated on the occasion of 45<sup>th</sup> Engineers Day Celebrations by the LIONS Club, Gudlavalleru on 15<sup>th</sup> September 2012 towards contribution of research and acquiring Ph.D from JNTUH, Hyderabad during 1<sup>st</sup> June 2012.
10. Declared “**AANIMUTAM Life Time Achievement State Award -2012**” for the year 2012 by the Mother Theresa Social Welfare Organization, Hyderabad communicated on 14<sup>th</sup> August 2012.
11. Received **best paper award** from the 3<sup>rd</sup> international conference committee held at KLU University for the paper titled “ A Novel Implementation of 32-bit VLIW MISC processor on FPGA” during 26<sup>th</sup> July 2013
12. Received appreciation letter from IETE, New Delhi for successful completion of e-mode examinations of June 2012, Jan 2013 and December 2013 IETE examinations held at Vijayawada centre.
13. As a Member, attended ‘Independent Evaluation Committee’ meeting for evaluating the Project “Alakaananda Hydro Power Project” established near Alakaananda River, Uttarakhand by GVK Industries, Hyderabad on 8<sup>th</sup> December 2016
14. Awarded with “ **Certificate of Excellence award**” towards contribution of Academics and the Development of Institution of Engineers (India) , Andhrapradesh, Vijayawada by the IE(I), APSC, Vijayawada on 15<sup>th</sup> September 2018 on the eve of 51<sup>st</sup> Engineers Day Celebrations and Felicitated on this occasion.
15. NPTEL Certified **Top 1% ( Elite + Gold) grade in** on line certification Course “ Microprocessors and Microcontrollers **during Jan – April 2018 organized by IIT Kharagpur**, with a consolidated score of 90%
16. Awarded with “**Sarvottum Acharya Purshkar Award**” by Indian Servers and Andhrapradesh & Telanagana Information Technology Associations on 2<sup>nd</sup> October 2019 at Awards Ceremony on the eve of 152<sup>nd</sup> Birthday of Mahatma Gandhiji at Siddardha Auditorium, Vijayawada
17. Received an Award “ **ISTE Best Engineering Teacher award for the year 2020**” by the ISTE AP section Ananthapuramu

#### **OTHERS:**

1. Attended as subject Expert for the Academic council Meeting of NRI Institute of Technology , Agiripalli on 4<sup>th</sup> August 2018.
2. Attended the “ I to XVIII( Total 18) meetings of Executive Council of JNTUK” since 2015 Year at different places in the Chambers of the Principal Secretary, Higher Education Department, I Floor, 4<sup>th</sup> Block, A.P. Secretariat, Velagapudi and campus of JNTUK kakinada as a **Executive Council member**.

### **PLAN FOR ACADEMIC DEVELOPMENT**

- ❖ Presenting/Publishing more research papers at international conferences/Journals
- ❖ Establishing a Centre of Excellency for research/project/consultancy
- ❖ Organizing Industry Institute Interaction Programs
- ❖ Taking up consultancy/Industry projects in the campus it self
- ❖ Motivating the faculty and students towards research

### **DECLARATION**

I here declare that the particulars given above are true to the best of my knowledge and belief

Place: Gudlavalleru

Date:

(Dr.M.Kamaraju)